





**PTX: Parallel Thread Execution NVIDIA.** ISA Version 2.0

## Table of Contents

PTX: Pa	ralle	I Thread Execution ISA Version 2.0	1
Chapter	1. In	troduction	1
1.1.	Sca	lable Data-Parallel Computing Using GPUs	1
1.2.	Goa	Is of PTX	1
1.3.	PTX	ISA Version 2.0	2
1.3.1	1.	Improved Floating-Point Support	2
1.3.2	2.	Generic Addressing	3
1.3.3	3.	Support for an Application Binary Interface	3
1.3.4	4.	New Instructions	3
1.4.	The	Document's Structure	5
Chapter	2. P	rogramming Model	7
2.1.	A Hi	ghly Multithreaded Coprocessor	7
2.2.	Thre	ead Hierarchy	7
2.2.7	1.	Cooperative Thread Arrays	7
2.2.2	2.	Grid of Cooperative Thread Arrays	8
2.3.	Men	nory Hierarchy1	0
Chapter	3. P	arallel Thread Execution Machine Model1	3
3.1.	A Se	et of SIMT Multiprocessors with On-Chip Shared Memory	3
Chapter	4. S	yntax1	7
4.1.	Sou	rce Format1	7
4.2.	Con	1 nments	7
4.3.	Stat	ements1	8
4.3.1	1.	Directive Statements	8
4.3.2	2.	Instruction Statements 1	8
4.4.	Iden	tifiers2	0
4.5.	Con	stants2	1
4.5.1	1.	Integer Constants 2	1
4.5.2	2.	Floating-Point Constants	1
4.5.3	3.	Predicate Constants	2
4.5.4	4.	Constant Expressions	2
4.5.5	5.	Integer Constant Expression Evaluation	3

4.5.6.	Summary of Constant Expression Evaluation Rules	. 25
Chapter 5. S	tate Spaces, Types, and Variables	.27
5.1. Stat	e Spaces	. 27
5.1.1.	Register State Space	. 28
5.1.2.	Special Register State Space	. 28
5.1.3.	Constant State Space	. 29
5.1.4.	Global State Space	. 29
5.1.5.	Local State Space	. 29
5.1.6.	Parameter State Space	. 30
5.1.7.	Shared State Space	. 32
5.1.8.	Texture State Space (deprecated)	. 32
5.2. Туре	es	. 33
5.2.1.	Fundamental Types	. 33
5.2.2.	Restricted Use of Sub-Word Sizes	. 33
5.3. Text	ture, Sampler, and Surface Types	. 34
5.4. Vari	ables	. 37
5.4.1.	Variable Declarations	. 37
5.4.2.	Vectors	. 37
5.4.3.	Array Declarations	. 38
5.4.4.	Initializers	. 38
5.4.5.	Alignment	. 39
5.4.6.	Parameterized Variable Names	. 39
Chapter 6. In	struction Operands	.41
6.1. Ope	rand Type Information	. 41
6.2. Sou	rce Operands	. 41
6.3. Des	tination Operands	. 41
6.4. Usir	ng Addresses, Arrays, and Vectors	. 42
6.4.1.	Addresses as Operands	. 42
6.4.2.	Arrays as Operands	. 43
6.4.3.	Vectors as Operands	. 43
6.4.4.	Labels and Function Names as Operands	. 43
6.5. Туре	e Conversion	. 44
6.5.1.	Scalar Conversions	. 44
6.5.2.	Rounding Modifiers	. 46
6.6. Ope	rand Costs	. 47
Chapter 7. A	bstracting the ABI	.49
7.1. Fun	ction declarations and definitions	. 49

<b>7.1</b> .1	. Changes from	n PTX 1.x	
7.2.	Variadic functions		53
7.3.	Alloca		
Chapter	<ol> <li>Instruction Set</li> </ol>		
8.1.	Format and Semar	ntics of Instruction Descriptions	55
8.2.	PTX Instructions		55
8.3.	Predicated Execut	ion	
8.3.1	. Comparisons		
8.3.2	. Manipulating	Predicates	58
8.4.	Type Information for	or Instructions and Operands	59
8.4.1	. Operand Size	Exceeding Instruction-Type Size	60
8.5.	Divergence of Thre	eads in Control Constructs	62
8.6.	Semantics		62
8.6.1	. Machine-Spe	cific Semantics of 16-bit Code	62
8.7.	Instructions		63
8.7.1	. Integer Arithm	netic Instructions	63
8.7.2	. Floating-Point	Instructions	
8.7.3	. Comparison a	and Selection Instructions	100
8.7.4	. Logic and Shi	ft Instructions	104
8.7.5	. Data Moveme	ent and Conversion Instructions	108
8.7.6	. Texture and S	Surface Instructions	122
8.7.7	. Control Flow	Instructions	129
8.7.8	. Parallel Syncl	nronization and Communication Instructions	132
8.7.9	. Video Instruct	ions	140
8.7.1	0. Miscellaneous	s Instructions	147
Chapter	9. Special Registe	ers	149
Chapter	10. Directives		
10.1.	PTX Version and	d Target Directives	157
10.2.	Specifying Kerne	el Entry Points and Functions	160
10.3.	Performance-Tu	ning Directives	162
10.4.	Debugging Direct	ctives	166
10.6.	Linking Directive	9S	168
Chapter	11. Release Note	S	
11.1.	Changes in Vers	sion 2.0	170
11.1	1. New Features	3	170
11.1	2. Semantic Cha	anges and Clarifications	172
11.1	3. Unimplemente	ed Features Remaining	172

Appendix A. Description	s of .pragma Strings	
-------------------------	----------------------	--

## List of Tables

Table 1.	PTX Directives	. 18
Table 2.	Reserved Instruction Keywords	. 19
Table 3.	Predefined Identifiers	. 20
Table 4.	Operator Precedence	. 23
Table 5.	Constant Expression Evaluation Rules	. 25
Table 6.	State Spaces	. 27
Table 7.	Properties of State Spaces	. 28
Table 8.	Fundamental Type Specifiers	. 33
Table 9.	Opaque Type Fields in Unified Texture Mode	. 35
Table 10.	Opaque Type Fields in Independent Texture Mode	. 35
Table 11.	Convert Instruction Precision and Format	. 45
Table 12.	Floating-Point Rounding Modifiers	. 46
Table 13.	Integer Rounding Modifiers	. 46
Table 14.	Cost Estimates for Accessing State-Spaces	. 47
Table 15.	Operators for Signed Integer, Unsigned Integer, and Bit-Size Types	. 57
Table 16.	Floating-Point Comparison Operators	. 57
Table 17.	Floating-Point Comparison Operators Accepting NaN	. 58
Table 18.	Floating-Point Comparison Operators Testing for NaN	. 58
Table 19.	Type Checking Rules	. 59
Table 20.	Relaxed Type-checking Rules for Source Operands	. 60
Table 21.	Relaxed Type-checking Rules for Destination Operands	. 61
Table 22.	Integer Arithmetic Instructions: add	. 64
Table 23.	Integer Arithmetic Instructions: sub	. 64
Table 24.	Integer Arithmetic Instructions: add.cc	. 65
Table 25.	Integer Arithmetic Instructions: addc	. 65
Table 26.	Integer Arithmetic Instructions: sub.cc	. 66
Table 27.	Integer Arithmetic Instructions: subc	. 66
Table 28.	Integer Arithmetic Instructions: mul	. 67
Table 29.	Integer Arithmetic Instructions: mad	. 68
Table 30.	Integer Arithmetic Instructions: mul24	. 69
Table 31.	Integer Arithmetic Instructions: mad24	. 70
Table 32.	Integer Arithmetic Instructions: sad	. 71

Table 33.	Integer Arithmetic Instructions: div	
Table 34.	Integer Arithmetic Instructions: rem	
Table 35.	Integer Arithmetic Instructions: abs	
Table 36.	Integer Arithmetic Instructions: neg	
Table 37.	Integer Arithmetic Instructions: min	
Table 38.	Integer Arithmetic Instructions: max	73
Table 39.	Integer Arithmetic Instructions: popc	
Table 40.	Integer Arithmetic Instructions: clz	74
Table 41.	Integer Arithmetic Instructions: bfind	75
Table 42.	Integer Arithmetic Instructions: brev	76
Table 43.	Integer Arithmetic Instructions: bfe	77
Table 44.	Integer Arithmetic Instructions: bfi	78
Table 45.	Integer Arithmetic Instructions: prmt	79
Table 46.	Summary of Floating-Point Instructions	82
Table 47.	Floating-Point Instructions: testp	83
Table 48.	Floating-Point Instructions: copysign	83
Table 49.	Floating-Point Instructions: add	84
Table 50.	Floating-Point Instructions: sub	85
Table 51.	Floating-Point Instructions: mul	86
Table 52.	Floating-Point Instructions: fma	87
Table 53.	Floating-Point Instructions: mad	88
Table 54.	Floating-Point Instructions: div	90
Table 55.	Floating-Point Instructions: abs	91
Table 56.	Floating-Point Instructions: neg	91
Table 57.	Floating-Point Instructions: min	92
Table 58.	Floating-Point Instructions: max	92
Table 59.	Floating-Point Instructions: rcp	93
Table 60.	Floating-Point Instructions: sqrt	94
Table 61.	Floating-Point Instructions: rsqrt	95
Table 62.	Floating-Point Instructions: sin	96
Table 63.	Floating-Point Instructions: cos	97
Table 64.	Floating-Point Instructions: Ig2	98
Table 65.	Floating-Point Instructions: ex2	99
Table 66.	Comparison and Selection Instructions: set	01
Table 67.	Comparison and Selection Instructions: setp 10	02
Table 68.	Comparison and Selection Instructions: selp	03
Table 69.	Comparison and Selection Instructions: slct	03

Table 70.	Logic and Shift Instructions: and	. 105
Table 71.	Logic and Shift Instructions: or	. 105
Table 72.	Logic and Shift Instructions: xor	. 106
Table 73.	Logic and Shift Instructions: not	. 106
Table 74.	Logic and Shift Instructions: cnot	. 106
Table 75.	Logic and Shift Instructions: shl	. 107
Table 76.	Logic and Shift Instructions: shr	. 107
Table 77.	Cache Operators for Memory Load Instructions	. 109
Table 78.	Cache Operators for Memory Store Instructions	. 110
Table 79.	Data Movement and Conversion Instructions: mov	. 111
Table 80.	Data Movement and Conversion Instructions: mov	. 112
Table 81.	Data Movement and Conversion Instructions: Id	. 113
Table 82.	Data Movement and Conversion Instructions: Idu	. 115
Table 83.	Data Movement and Conversion Instructions: st	. 116
Table 84.	Data Movement and Conversion Instructions: prefetch, prefetchu	. 118
Table 85.	Data Movement and Conversion Instructions: isspacep	. 119
Table 86.	Data Movement and Conversion Instructions: cvta	. 119
Table 87.	Data Movement and Conversion Instructions: cvt	. 120
Table 88.	Texture and Surface Instructions: tex	. 123
Table 89.	Texture and Surface Instructions: txq	. 124
Table 90.	Texture and Surface Instructions: suld	. 125
Table 91.	Texture and Surface Instructions: sust	. 126
Table 92.	Texture and Surface Instructions: sured	. 127
Table 93.	Texture and Surface Instructions: suq	. 128
Table 94.	Control Flow Instructions: { }	. 129
Table 95.	Control Flow Instructions: @	. 129
Table 96.	Control Flow Instructions: bra	. 130
Table 97.	Control Flow Instructions: call	. 130
Table 98.	Control Flow Instructions: ret	. 131
Table 99.	Control Flow Instructions: exit	. 131
Table 100.	Parallel Synchronization and Communication Instructions: bar	. 133
Table 101.	Parallel Synchronization and Communication Instructions: membar	. 134
Table 102.	Parallel Synchronization and Communication Instructions: atom	. 135
Table 103.	Parallel Synchronization and Communication Instructions: red	. 137
Table 104.	Parallel Synchronization and Communication Instructions: vote	. 139
Table 105.	Video Instructions: vadd, vsub, vabsdiff, vmin, vmax	. 142
Table 106.	Video Instructions: vshl, vshr	. 143

Table 107.	Video Instructions: vmad	144
Table 108.	Video Instructions: vset	146
Table 109.	Miscellaneous Instructions: trap	147
Table 110.	Miscellaneous Instructions: brkpt	147
Table 111.	Miscellaneous Instructions: pmevent	147
Table 112.	Special Registers: %tid	150
Table 113.	Special Registers: %ntid	150
Table 114.	Special Registers: %laneid	151
Table 115.	Special Registers: %warpid	151
Table 116.	Special Registers: %nwarpid	151
Table 117.	Special Registers: %ctaid	152
Table 118.	Special Registers: %nctaid	152
Table 119.	Special Registers: %smid	153
Table 120.	Special Registers: %nsmid	153
Table 121.	Special Registers: %gridid	153
Table 122.	Special Registers: %lanemask_eq	154
Table 123.	Special Registers: %lanemask_le	154
Table 124.	Special Registers: %lanemask_lt	154
Table 125.	Special Registers: %lanemask_ge	155
Table 126.	Special Registers: %lanemask_gt	155
Table 127.	Special Registers: %clock	156
Table 128.	Special Registers: %clock64	156
Table 129.	Special Registers: %pm0, %pm1, %pm2, %pm3	156
Table 130.	PTX File Directives: .version	157
Table 131.	PTX File Directives: .target	158
Table 132.	Kernel and Function Directives: .entry	160
Table 133.	Kernel and Function Directives: .func	161
Table 134.	Performance-Tuning Directives: .maxnreg	163
Table 135.	Performance-Tuning Directives: .maxntid	163
Table 136.	Performance-Tuning Directives: .maxnctapersm (deprecated)	164
Table 137.	Performance-Tuning Directives: .minnctapersm	164
Table 138.	Performance-Tuning Directives: .pragma	165
Table 139.	Debugging Directives: @@DWARF	166
Table 140.	Debugging Directives: .section	167
Table 141.	Debugging Directives: .file	167
Table 142.	Debugging Directives: .loc	167
Table 143.	Linking Directives: .extern	168

Table 144.	Linking Directives: .visible 16	8
Table 145.	Pragma Strings: "nounroll" 17	3

# Chapter 1. Introduction

This document describes PTX, a low-level *parallel thread execution* virtual machine and instruction set architecture (ISA). PTX exposes the GPU as a data-parallel computing *device*.

## 1.1. Scalable Data-Parallel Computing Using GPUs

Driven by the insatiable market demand for real-time, high-definition 3D graphics, the programmable GPU has evolved into a highly parallel, multithreaded, many-core processor with tremendous computational horsepower and very high memory bandwidth. The GPU is especially well-suited to address problems that can be expressed as data-parallel computations – the same program is executed on many data elements in parallel – with high arithmetic intensity – the ratio of arithmetic operations to memory operations. Because the same program is executed for each data element, there is a lower requirement for sophisticated flow control; and because it is executed on many data elements and has high arithmetic intensity, the memory access latency can be hidden with calculations instead of big data caches.

Data-parallel processing maps data elements to parallel processing threads. Many applications that process large data sets can use a data-parallel programming model to speed up the computations. In 3D rendering large sets of pixels and vertices are mapped to parallel threads. Similarly, image and media processing applications such as post-processing of rendered images, video encoding and decoding, image scaling, stereo vision, and pattern recognition can map image blocks and pixels to parallel processing threads. In fact, many algorithms outside the field of image rendering and processing are accelerated by data-parallel processing, from general signal processing or physics simulation to computational finance or computational biology.

PTX defines a virtual machine and ISA for general purpose parallel thread execution. PTX programs are translated at install time to the target hardware instruction set. The PTX-to-GPU translator and driver enable NVIDIA GPUs to be used as programmable parallel computers.

## 1.2. Goals of PTX

PTX provides a stable programming model and instruction set for general purpose parallel programming. It is designed to be efficient on NVIDIA GPUs supporting the computation features defined by the NVIDIA Tesla architecture. High level language compilers for languages such as CUDA and C/C++ generate PTX instructions, which are optimized for and translated to native target-architecture instructions.

The goals for PTX include the following:

- Provide a stable ISA that spans multiple GPU generations.
- Achieve performance in compiled applications comparable to native GPU performance.
- Provide a machine-independent ISA for C/C++ and other compilers to target.
- Provide a code distribution ISA for application and middleware developers.
- Provide a common source-level ISA for optimizing code generators and translators, which map PTX to specific target machines.
- Facilitate hand-coding of libraries, performance kernels, and architecture tests.
- Provide a scalable programming model that spans GPU sizes from a single unit to many parallel units.

## 1.3. PTX ISA Version 2.0

PTX ISA Version 2.0 introduces a number of new features corresponding to new capabilities of the sm\_20 target architecture. Most of the new features require a sm\_20 target. PTX 2.0 is a superset of PTX 1.x, and all PTX 1.x features are supported on the new sm\_20 target. Legacy PTX 1.x code will continue to run on sm\_1x targets as well.

The main areas of change in PTX 2.0 are improved support for IEEE 754 floating-point operations; addition of generic addressing to facilitate the use of general-purpose pointers; extensions to the function parameter and call syntax to support an Application Binary Interface and stack-allocation of local variables; and the introduction of many new instructions, including integer, memory, surface, barrier, atomic, reduction, and video instructions.

### 1.3.1. Improved Floating-Point Support

A main area of change in PTX 2.0 is in improved support for the IEEE 754 floating-point standard. The changes from PTX ISA 1.x are as follows:

- Single-precision instructions support subnormal numbers by default for sm\_20 targets. A "flush-to-zero" (.ftz) modifier may be used to enforce backward compatibility with sm\_1x. Instructions marked with .ftz treat single-precision subnormal inputs as sign-preserving zero and flush single-precision subnormal results to sign-preserving zero.
- Single-precision add, sub, and mul now support .rm and .rp rounding modifiers for sm\_20 targets.
- A single-precision fused multiply-add (fma) instruction has been added, with support for IEEE 754 compliant rounding modifiers and support for subnormal numbers. The fma.f32 instruction also supports .ftz and .sat modifiers. fma.f32 requires sm\_20. The mad.f32 instruction has been extended with rounding modifiers so that it's synonymous with fma.f32 for sm\_20 targets. Both fma.f32 and mad.f32 require a rounding modifier for sm\_20 targets.
- The mad.f32 instruction *without rounding* is retained so that compilers can generate code for sm\_1x targets. When code compiled for sm\_1x is executed on sm\_20 devices, mad.f32 maps to fma.rn.f32.

- Single- and double-precision div, rcp, and sqrt with IEEE 754 compliant rounding have been added. These are indicated by the use of a rounding modifier and require sm\_20.
- Instructions testp and copysign have been added.

Taken as a whole, these changes bring PTX 2.0 closer to full compliance with the IEEE 754 standard.

### 1.3.2. Generic Addressing

Another major change is the addition of generic addressing. Generic addressing unifies the global, local, and shared state spaces, allowing memory instructions to access these spaces without needing to specify the state space. In PTX 2.0, instructions ld, ldu, st, prefetch, prefetchu, isspacep, cvta, atom, and red now support generic addressing.

A new cvta instruction has been added to convert global, local, and shared addresses to generic addresses, and vice versa.

### 1.3.3. Support for an Application Binary Interface

Rather than expose details of a particular calling convention, stack layout, and Application Binary Interface (ABI), PTX 2.0 provides a slightly higher-level abstraction and supports multiple ABI implementations. See Section 7 for details of the function definition and call syntax needed to abstract the ABI.

NOTE: The current version of PTX does not implement the underlying, stack-based ABI, so recursion is not yet supported.

### 1.3.4. New Instructions

The following new instructions, special registers, and directives are introduced in PTX 2.0.

#### **Memory Instructions**

- Instruction Idu supports efficient loads from a "uniform" address, i.e., an address that is the same across all threads in a warp.
- Instruction isspacep for querying whether a generic address falls within a specified state space window has been added.
- Instruction cvta for converting global, local, and shared addresses to generic address and vice-versa has been added.
- Instructions prefetch and prefetchu have been added.
- Cache operations have been added to instructions ld, st, suld, and sust, e.g. for prefetching to specified level of memory hierarchy.

#### **Surface Instructions**

- Instruction sust now supports formatted surface stores.
- Surface instructions support additional clamp modifiers, .clamp and .zero.

### **Integer Instructions**

- popc population count
- clz count leading zeros
- bfind find leading non-sign bit
- brev bit reversal
- bfe, bfi bit field extract and insert

### Atomic, Reduction, and Vote Instructions

- New atomic and reduction instructions {atom,red}.add.f32 have been added.
- Instructions {atom,red}.shared have been extended to handle 64-bit data types for sm\_20 targets.
- A "vote ballot" instruction, vote.ballot.b32, has been added.

### **Barrier Instructions**

- A system-level membar instruction, membar.sys, has been added.
- A bar.arrive instruction has been added. Instructions bar.red.popc.u32 and bar.red.{and,or}.pred have been added. bar now supports an optional thread count and register operands.

### **Other Extensions**

- Video instructions (includes prmt) have been added.
- New special registers %nsmid, %clock64, %lanemask\_{eq,le,lt,ge,gt} have been added.
- A new directive, .section, has been added to replace the @@DWARF syntax for passing dwarf-format debugging information through PTX.

## 1.4. The Document's Structure

The information in this document is organized into the following Chapters:

- Chapter 2 outlines the programming model.
- Chapter 3 gives an overview of the PTX virtual machine model.
- □ Chapter 4 describes the basic syntax of the PTX language.
- □ Chapter 5 describes state spaces, types, and variable declarations.
- □ Chapter 6 describes instruction operands.
- Chapter 7 describes the function and call syntax, calling convention, and PTX support for abstracting the Application Binary Interface (ABI).
- □ Chapter 8 describes the instruction set.
- □ Chapter 9 lists special registers.
- □ Chapter 10 lists the assembly directives supported in PTX.
- □ Chapter 11 provides release notes for PTX Version 2.0.

# Chapter 2. Programming Model

## 2.1. A Highly Multithreaded Coprocessor

The GPU is a compute device capable of executing a very large number of threads in parallel. It operates as a coprocessor to the main CPU, or host: In other words, data-parallel, compute-intensive portions of applications running on the host are off-loaded onto the device.

More precisely, a portion of an application that is executed many times, but independently on different data, can be isolated into a *kernel* function that is executed on the GPU as many different threads. To that effect, such a function is compiled to the PTX instruction set and the resulting kernel is translated at install time to the target GPU instruction set.

## 2.2. Thread Hierarchy

The batch of threads that executes a kernel is organized as a grid of cooperative thread arrays as described in this section and illustrated in Figure 1. Cooperative thread arrays (CTAs) implement CUDA thread blocks.

## 2.2.1. Cooperative Thread Arrays

The Parallel Thread Execution (PTX) programming model is explicitly parallel: a PTX program specifies the execution of a given thread of a parallel thread array. A cooperative *thread array*, or CTA, is an array of threads that execute a kernel concurrently or in parallel.

Threads within a CTA can communicate with each other. To coordinate the communication of the threads within the CTA, one can specify synchronization points where threads wait until all threads in the CTA have arrived.

Each thread has a unique thread identifier within the CTA. Programs use a data parallel decomposition to partition inputs, work, and results across the threads of the CTA. Each CTA thread uses its thread identifier to determine its assigned role, assign specific input and output positions, compute addresses, and select work to perform. The thread identifier is a three-element vector tid, (with elements tid.x, tid.y, and tid.z) that specifies the thread's position within a 1D, 2D, or 3D CTA. Each thread identifier component ranges from zero up to the number of thread identifies in that CTA dimension.

Each CTA has a 1D, 2D, or 3D shape specified by a three-element vector ntid (with elements ntid.x, ntid.y, and ntid.z). The vector ntid specifies the number of threads in each CTA dimension.


Threads within a CTA execute in SIMT (single-instruction, multiple-thread) fashion in groups called warps. A warp is a maximal subset of threads from a single CTA, such that the threads execute the same instructions at the same time. Threads within a warp are sequentially numbered. The warp size is a machine-dependent constant. Typically, a warp has 32 threads. Some applications may be able to maximize performance with knowledge of the warp size, so PTX includes a run-time immediate constant, WARP\_SZ, which may be used in any instruction where an immediate operand is allowed.

## 2.2.2. Grid of Cooperative Thread Arrays

There is a maximum number of threads that a CTA can contain. However, CTAs that execute the same kernel can be batched together into a grid of CTAs, so that the total number of threads that can be launched in a single kernel invocation is very large. This comes at the expense of reduced thread communication and synchronization, because threads in different CTAs cannot communicate and synchronize with each other.

Multiple CTAs may execute concurrently and in parallel, or sequentially, depending on the platform. Each CTA has a unique CTA identifier (ctaid) within a grid of CTAs. Each grid of CTAs has a 1D, 2D, or 3D shape specified by the parameter notaid. Each grid also has a unique temporal grid identifier (gridid). Threads may read and use these values through predefined, read-only special registers %tid, %ntid, %ctaid, %nctaid, and %gridid.

The host issues a succession of kernel invocations to the device. Each kernel is executed as a batch of threads organized as a grid of CTAs (Figure 1).



A cooperative thread array (CTA) is a set of concurrent threads that execute the same kernel program. A grid is a set of CTAs that execute independently.

### Figure 1. Thread Batching

## 2.3. Memory Hierarchy

PTX threads may access data from multiple memory spaces during their execution as illustrated by Figure 2. Each thread has a private local memory. Each thread block (CTA) has a shared memory visible to all threads of the block and with the same lifetime as the block. Finally, all threads have access to the same global memory.

There are also two additional read-only memory spaces accessible by all threads: the constant and texture memory spaces. The global, constant, and texture memory spaces are optimized for different memory usages. Texture memory also offers different addressing modes, as well as data filtering, for some specific data formats.

The global, constant, and texture memory spaces are persistent across kernel launches by the same application.

Both the host and the device maintain their own local memory, referred to as *host memory* and *device memory*, respectively. The device memory may be mapped and read or written by the host, or, for more efficient transfer, copied from the host memory through optimized API calls that utilize the device's high-performance Direct Memory Access (DMA) engine.




Figure 2. Memory Hierarchy

# Chapter 3. Parallel Thread Execution Machine Model

## 3.1. A Set of SIMT Multiprocessors with On-Chip Shared Memory

The NVIDIA Tesla architecture is built around a scalable array of multithreaded Streaming Multiprocessors (SMs). When a host program invokes a kernel grid, the blocks of the grid are enumerated and distributed to multiprocessors with available execution capacity. The threads of a thread block execute concurrently on one multiprocessor. As thread blocks terminate, new blocks are launched on the vacated multiprocessors.

A multiprocessor consists of multiple Scalar Processor (SP) cores, a multithreaded instruction unit, and on-chip shared memory. The multiprocessor creates, manages, and executes concurrent threads in hardware with zero scheduling overhead. It implements a single-instruction barrier synchronization. Fast barrier synchronization together with lightweight thread creation and zero-overhead thread scheduling efficiently support very fine-grained parallelism, allowing, for example, a low granularity decomposition of problems by assigning one thread to each data element (such as a pixel in an image, a voxel in a volume, a cell in a grid-based computation).

To manage hundreds of threads running several different programs, the multiprocessor employs a new architecture we call SIMT (single-instruction, multiple-thread). The multiprocessor maps each thread to one scalar processor core, and each scalar thread executes independently with its own instruction address and register state. The multiprocessor SIMT unit creates, manages, schedules, and executes threads in groups of parallel threads called *warps*. (This term originates from weaving, the first parallel thread technology.) Individual threads composing a SIMT warp start together at the same program address but are otherwise free to branch and execute independently.

When a multiprocessor is given one or more thread blocks to execute, it splits them into warps that get scheduled by the SIMT unit. The way a block is split into warps is always the same; each warp contains threads of consecutive, increasing thread IDs with the first warp containing thread 0.

At every instruction issue time, the SIMT unit selects a warp that is ready to execute and issues the next instruction to the active threads of the warp. A warp executes one common instruction at a time, so full efficiency is realized when all threads of a warp agree on their execution path. If threads of a warp diverge via a data-dependent conditional branch, the warp serially executes each branch path taken, disabling threads that are not on that path, and when all paths complete, the threads converge back to the same execution path. Branch divergence occurs only within a warp; different warps execute independently regardless of whether they are executing common or disjointed code paths.

SIMT architecture is akin to SIMD (Single Instruction, Multiple Data) vector organizations in that a single instruction controls multiple processing elements. A key difference is that SIMD vector organizations expose the SIMD width to the software, whereas SIMT instructions specify the execution and branching behavior of a single thread. In contrast with SIMD vector machines, SIMT enables programmers to write thread-level parallel code for independent, scalar threads, as well as data-parallel code for coordinated threads. For the purposes of correctness, the programmer can essentially ignore the SIMT behavior; however, substantial performance improvements can be realized by taking care that the code seldom requires threads in a warp to diverge. In practice, this is analogous to the role of cache lines in traditional code: Cache line size can be safely ignored when designing for correctness but must be considered in the code structure when designing for peak performance. Vector architectures, on the other hand, require the software to coalesce loads into vectors and manage divergence manually.


As illustrated by Figure 3, each multiprocessor has on-chip memory of the four following types:

- One set of local 32-bit *registers* per processor,
- A parallel data cache or *shared memory* that is shared by all scalar processor cores and is where the shared memory space resides,
- A read-only *constant cache* that is shared by all scalar processor cores and speeds up reads from the constant memory space, which is a read-only region of device memory,
- A read-only *texture cache* that is shared by all scalar processor cores and speeds up reads from the texture memory space, which is a read-only region of device memory; each multiprocessor accesses the texture cache via a *texture unit* that implements the various addressing modes and data filtering.

The local and global memory spaces are read-write regions of device memory and are not cached.

How many blocks a multiprocessor can process at once depends on how many registers per thread and how much shared memory per block are required for a given kernel since the multiprocessor's registers and shared memory are split among all the threads of the batch of blocks. If there are not enough registers or shared memory available per multiprocessor to process at least one block, the kernel will fail to launch. A multiprocessor can execute as many as eight thread blocks concurrently.

If a non-atomic instruction executed by a warp writes to the same location in global or shared memory for more than one of the threads of the warp, the number of serialized writes that occur to that location and the order in which they occur is undefined, but one of the writes is guaranteed to succeed. If an atomic instruction executed by a warp reads, modifies, and writes to the same location in global memory for more than one of the threads of the warp, each read, modify, write to that location occurs and they are all serialized, but the order in which they occur is undefined.



A set of SIMT multiprocessors with on-chip shared memory.

Figure 3. Hardware Model

# Chapter 4. Syntax

PTX programs are a collection of text source files. PTX source files have an assemblylanguage style syntax with instruction operation codes and operands. Pseudo-operations specify symbol and addressing management. The **ptxas** optimizing backend compiler optimizes and assembles PTX source files to produce corresponding binary object files.

## 4.1. Source Format

Source files are ASCII text. Lines are separated by the newline character ('\n').

All whitespace characters are equivalent; whitespace is ignored except for its use in separating tokens in the language.

The C preprocessor cpp may be used to process PTX source files. Lines beginning with # are preprocessor directives. The following are common preprocessor directives:

#include, #define, #if, #ifdef, #else, #endif, #line, #file

*C: A* Reference Manual by Harbison and Steele provides a good description of the C preprocessor.

PTX is case sensitive and uses lowercase for keywords.

Each PTX file must begin with a .version directive specifying the PTX language version, followed by a .target directive specifying the target architecture assumed. See Section 9 for a more information on these directives.

## 4.2. Comments

Comments in PTX follow C/C++ syntax, using non-nested /\* and \*/ for comments that may span multiple lines, and using // to begin a comment that extends to the end of the current line.

Comments in PTX are treated as whitespace.

## 4.3. Statements

A PTX statement is either a directive or an instruction. Statements begin with an optional label and end with a semicolon.

### **Examples:**

### 4.3.1. Directive Statements

Directive keywords begin with a dot, so no conflict is possible with user-defined identifiers. The directives in PTX are listed in Table 1 and described in Chapter 5 and Chapter 10.

#### Table 1. PTX Directives

.align	.func	.minnctapersm	.reg	.tex
.const	.global	.maxnreg	.section	.version
.entry	.local	.maxntid	.shared	.visible
.extern	.loc	.param	.sreg	
.file	.maxnctapersm	.pragma	.target	

### 4.3.2. Instruction Statements

Instructions are formed from an instruction opcode followed by a comma-separated list of zero or more operands, and terminated with a semicolon. Operands may be register variables, constant expressions, address expressions, or label names. Instructions have an optional guard predicate which controls conditional execution. The guard predicate follows the optional label and precedes the opcode, and is written as **@p**, where **p** is a predicate register. The guard predicate may be optionally negated, written as **@!p**.

The destination operand is first, followed by source operands.

Instruction keywords are listed in Table 2. All instruction keywords are reserved tokens in PTX.

abs	div	or	slct	vshl
add	ex2	pmevent	sqrt	vshr
addc	exit	рорс	st	vsub
and	fma	prefetch	sub	vote
atom	isspacep	prefetchu	subc	xor
bar	ld	prmt	suld	
bfe	ldu	rcp	sured	
bfi	lg2	red	sust	
bfind	mad	rem	suq	
bra	mad24	ret	tex	
brev	max	rsqrt	txq	
brkpt	membar	sad	trap	
call	min	selp	vabsdiff	
clz	mov	set	vadd	
cnot	mul	setp	vmad	
cos	mul24	shl	vmax	
cvt	neg	shr	vmin	
cvta	not	sin	vset	

## Table 2. Reserved Instruction Keywords

## 4.4. Identifiers

User-defined identifiers follow extended C++ rules: they either start with a letter followed by zero or more letters, digits, underscore, or dollar characters; or they start with an underscore, dollar, or percentage character followed by one or more letters, digits, underscore, or dollar characters:

```
followsym: [a-zA-Z0-9_$]
identifier: [a-zA-Z]{followsym}* | {[_$%]{followsym}+
```

PTX does not specify a maximum length for identifiers and suggests that all implementations support a minimum length of at least 1024 characters.

Many high-level languages such as C and C++ follow similar rules for identifier names, except that the percentage sign is not allowed. PTX allows the percentage sign as the first character of an identifier. The percentage sign can be used to avoid name conflicts, e.g. between user-defined variable names and compiler-generated names.

PTX predefines one constant and a small number of special registers that begin with the percentage sign, listed in Table 3.

%tid	%ctaid	%laneid	%laneid_lt	%clock
%ntid	%nctaaid	%gridid	%laneid_ge	%clock64
%warpid	%smid	%lanemask_eq	%laneid_gt	%pm0,, %pm3
%nwarpid	%nsmid	%lanemask_le		WARP_SZ

## 4.5. Constants

PTX supports integer and floating-point constants and constant expressions. These constants may be used in data initialization and as operands to instructions. Type checking rules remain the same for integer, floating-point, and bit-size types. For predicate-type data and instructions, integer constants are allowed and are interpreted as in C, i.e., zero values are FALSE and non-zero values are TRUE.

### 4.5.1. Integer Constants

Integer constants are 64-bits in size and are either signed or unsigned, i.e., every integer constant has type .s64 or .u64. The signed/unsigned nature of an integer constant is needed to correctly evaluate constant expressions containing operations such as division and ordered comparisons, where the behavior of the operation depends on the operand types. When used in an instruction or data initialization, each integer constant is converted to the appropriate size based on the data or instruction type at its use.

Integer literals may be written in decimal, hexadecimal, octal, or binary notation. The syntax follows that of C. Integer literals may be followed immediately by the letter 'U' to indicate that the literal is unsigned.

```
hexadecimal literal: 0[xX]{hexdigit}+U?
octal literal: 0{octal digit}+U?
binary literal: 0[bB]{bit}+U?
decimal literal {nonzero-digit}{digit}*U?
```

Integer literals are non-negative and have a type determined by their magnitude and optional type suffix as follows: literals are signed (.s64) unless the value cannot be fully represented in .s64 or the unsigned suffix is specified, in which case the literal is unsigned (.u64).

The predefined integer constant WARP\_SZ specifies the number of threads per warp for the target platform; the sm\_1x and sm\_20 targets have a WARP\_SZ value of 32.

### 4.5.2. Floating-Point Constants

Floating-point constants are represented as 64-bit double-precision values, and all floatingpoint constant expressions are evaluated using 64-bit double precision arithmetic. The only exception is the 32-bit hex notation for expressing an exact single-precision floating-point value; such values retain their exact 32-bit single-precision value and may not be used in constant expressions. Each 64-bit floating-point constant is converted to the appropriate floating-point size based on the data or instruction type at its use.

Floating-point literals may be written with an optional decimal point and an optional signed exponent. Unlike C and C++, there is no suffix letter to specify size; literals are always represented in 64-bit double-precision format.

PTX includes a second representation of floating-point constants for specifying the exact machine representation using a hexadecimal constant. To specify IEEE 754 double-precision floating point values, the constant begins with **0d** or **0D** followed by 16 hex digits. To specify IEEE 754 single-precision floating point values, the constant begins with **0f** or **0F** followed by 8 hex digits.

0[fF]{hexdigit}{8} // single-precision floating point

0[dD]{hexdigit}{16} // double-precision floating point

### **Example:**

```
mov.f32 $f3, 0F3f800000; // 1.0
```

## 4.5.3. Predicate Constants

In PTX, integer constants may be used as predicates. For predicate-type data initializers and instruction operands, integer constants are interpreted as in C, i.e., zero values are FALSE and non-zero values are TRUE.

## 4.5.4. Constant Expressions

In PTX, constant expressions are formed using operators as in C and are evaluated using rules similar to those in C, but simplified by restricting types and sizes, removing most casts, and defining full semantics to eliminate cases where expression evaluation in C is implementation dependent.

Constant expressions are formed from constant literals, unary plus and minus, basic arithmetic operators (addition, subtraction, multiplication, division), comparison operators, the conditional ternary operator (?:), and parentheses. Integer constant expressions also allow unary logical negation (!), bitwise complement (~), remainder (%), shift operators (<< and >>), bit-type operators (&, |, and ^), and logical operators (&&, | |).

Constant expressions in ptx do not support casts between integer and floating-point.

Constant expressions are evaluated using the same operator precedence as in C. The following table gives operator precedence and associativity. Operator precedence is highest for unary operators and decreases with each line in the chart. Operators on the same line have the same precedence and are evaluated right-to-left for unary operators and left-to-right for binary operators.

Kind	Operator Symbols	Operator Names	Associates
Primary	()	parenthesis	n/a
Unary	+ - ! ~	plus, minus, negation, complement	right
	(.s64) (.u64)	casts	right
Binary	* / %	multiplication, division, remainder	left
	+ -	addition, subtraction	
	>> <<	shifts	
	< > <= >=	ordered comparisons	
	== !=	equal, not equal	
	&	bitwise AND	
	٨	bitwise XOR	
	1	bitwise OR	
	&&	logical AND	
	I	logical OR	
Ternary	?:	conditional	right

Table 4.Operator Precedence

### 4.5.5. Integer Constant Expression Evaluation

Integer constant expressions are evaluated at compile time according to a set of rules that determine the type (signed .s64 versus unsigned .u64) of each sub-expression. These rules are based on the rules in C, but they've been simplified to apply only to 64-bit integers, and behavior is fully defined in all cases (specifically, for remainder and shift operators).

• Literals are signed unless unsigned is needed to prevent overflow, or unless the literal uses a 'U' suffix.

Example: 42, 0x1234, 0123 are signed.

Example: 0xFABC12340000000, 42U, 0x1234U are unsigned.

• Unary plus and minus preserve the type of the input operand.

Example: +123, -1, -(-42) are signed

Example: -1U, -0xFABC12340000000 are unsigned.

- Unary logical negation (!) produces a signed result with value 0 or 1.
- Unary bitwise complement (~) interprets the source operand as unsigned and produces an unsigned result.
- Some binary operators require normalization of source operands. This normalization is known as *the usual arithmetic conversions* and simply converts both operands to unsigned type if either operand is unsigned.
- Addition, subtraction, multiplication, and division perform the usual arithmetic conversions and produce a result with the same type as the converted operands. That is, the operands and result are unsigned if either source operand is unsigned, and is otherwise signed.

- Remainder (%) interprets the operands as unsigned. Note that this differs from C, which allows a negative divisor but defines the behavior to be implementation dependent.
- Left and right shift interpret the second operand as unsigned and produce a result with the same type as the first operand. Note that the behavior of right-shift is determined by the type of the first operand: right shift of a signed value is arithmetic and preserves the sign, and right shift of an unsigned value is logical and shifts in a zero bit.
- AND (&), OR (|), and XOR (^) perform the usual arithmetic conversions and produce a result with the same type as the converted operands.
- AND\_OP (&&), OR\_OP (||), Equal (==), and Not\_Equal (!=) produce a signed result. The result value is 0 or 1.
- Ordered comparisons (<, <=, >, >=) perform the usual arithmetic conversions on source operands and produce a signed result. The result value is 0 or 1.
- Casting of expressions to signed or unsigned is supported using (.s64) and (.u64) casts.
- For the conditional operator (?:), the first operand must be an integer, and the second and third operands are either both integers or both floating-point. The usual arithmetic conversions are performed on the second and third operands, and the result type is the same as the converted type.

# 4.5.6. Summary of Constant Expression Evaluation Rules

These rules are summarized in the following table.

Table 5.	Constant Expression Evaluation Rules

Kind	Operator	Operand Types	Operand Interpretation	Result Type
Primary	()	any type	same as source	same as source
	constant literal	n/a	n/a	.u64, .s64, or .f64
Unary	+ -	any type	same as source	same as source
	!	integer	zero or non-zero	.s64
	~	integer	.u64	.u64
Cast	(.u64)	integer	.u64	.u64
	(.s64)	integer	.s64	.s64
Binary	+ - * /	.f64	.f64	.f64
		integer	use usual conversions	converted type
	< > <= >=	.f64	.f64	.s64
		integer	use usual conversions	.s64
	== !=	.f64	.f64	.s64
		integer	use usual conversions	.s64
	%	integer	.u64	.u64
	>> <<	integer	1 <sup>st</sup> unchanged, 2 <sup>nd</sup> is .u64	same as 1 <sup>st</sup> operand
	&   ^	integer	.u64	.u64
	&&	integer	zero or non-zero	.s64
Ternary	?:	int ?.f64 : .f64	same as sources	.f64
		int ? int : int	use usual conversions	converted type

PTX ISA Version 2.0

# Chapter 5. State Spaces, Types, and Variables

While the specific resources available in a given target GPU will vary, the kinds of resources will be common across platforms, and these resources are abstracted in PTX through state spaces and data types.

# 5.1. State Spaces

A state space is a storage area with particular characteristics. All variables reside in some state space. The characteristics of a state space include its size, addressability, access speed, access rights, and level of sharing between threads.

The state spaces defined in PTX are a byproduct of parallel programming and graphics programming. The list of state spaces is shown in Table 4, and properties of state spaces are shown in Table 5.

Name	Description
.reg	Registers, fast.
.sreg	Special registers. Read-only; pre-defined; platform-specific.
.const	Shared, read-only memory.
.global	Global memory, shared by all threads.
.local	Local memory, private to each thread.
.param	Kernel parameters, defined per-grid; or Function or local parameters, defined per-thread.
.shared	Addressable memory shared between threads in 1 CTA.
.tex	Global texture memory (deprecated).

Table 6. State Spaces

Name	Addressable	Initializable	Access	Sharing
.reg	No	No	R/W	per-thread
.sreg	No	No	RO	per-CTA
.const	Yes	Yes	RO	per-grid
.global	Yes	Yes	R/W	Context
.local	Yes	No	R/W	per-thread
.param (as input to kernel)	Yes <sup>1</sup>	No	RO	per-grid
.param (used in functions)	Restricted <sup>2</sup>	No	R/W	per-thread
.shared	Yes	No	R/W	per-CTA
.tex	No <sup>3</sup>	Yes, via driver	RO	Context

#### Table 7. Properties of State Spaces

## 5.1.1. Register State Space

Registers (.reg state space) are fast storage locations. The number of registers is limited, and will vary from platform to platform. When the limit is exceeded, register variables will be spilled to memory, causing changes in performance. For each architecture, there is a recommended maximum number of registers to use (see the "CUDA Programming Guide" for details).

Registers may be typed (signed integer, unsigned integer, floating point, predicate) or untyped. Register size is restricted; aside from predicate registers which are 1-bit, scalar registers have a width of 8-, 16-, 32-, or 64-bits, and vector registers have a width of 16-, 32-, 64-, or 128-bits. The most common use of 8-bit registers is with ld, st, and cvt instructions, or as elements of vector tuples.

Registers differ from the other state spaces in that they are not fully addressable, i.e., it is not possible to refer to the address of a register.

Registers may have alignment boundaries required by multi-word loads and stores.

## 5.1.2. Special Register State Space

The special register (.sreg) state space holds predefined, platform-specific registers, such as grid, CTA, and thread parameters, clock counters, and performance monitoring registers. All special registers are predefined.

<sup>&</sup>lt;sup>1</sup> Accessible only via the ld.param instruction. Address may be taken via mov instruction.

<sup>&</sup>lt;sup>2</sup> Accessible via ld.param and st.param instructions. Device function input parameters may have their address taken via mov; the parameter is then located on the stack frame and its address is in the .local state space.

<sup>&</sup>lt;sup>3</sup> Accessible only via the tex instruction.

#### 5.1.3. Constant State Space

The constant (.const) state space is a read-only memory, initialized by the host. The constant memory is organized into fixed size banks. For the current devices, there are eleven 64KB banks. Banks are specified using the .const[*bank*] modifier, where *bank* ranges from 0 to 10. If no bank number is given, bank zero is used.

By convention, bank zero is used for all statically-sized constant variables. The remaining banks may be used to implement "incomplete" constant arrays (in C, for example), where the size is not known at compile time. For example, the declaration

```
.extern .const[2] .b32 const_buffer[];
```

results in const\_buffer pointing to the start of constant bank two. This pointer can then be used to access the entire 64KB constant bank. Note that statically-sized variables cannot be declared in the same bank as an incomplete array since the size of the array is unknown. Multiple incomplete array variables declared in the same bank become aliases, each pointing to the start address of the specified constant bank.

To access data in contant banks 1 through 10, the bank number must be provided in the state space of the load instruction. For example, an incomplete array in bank 2 is accessed as follows:

```
.extern .const[2] .b32 const_buffer[];
ld.const[2].b32 %r1, [const_buffer+4]; // load second word
```

### 5.1.4. Global State Space

The global (.global) state space is memory that is accessible by all threads in a context. It is the mechanism by which different CTAs and different grids can communicate. Use ld.global, st.global, and atom.global to access global variables.

For any thread in a context, all addresses are in global memory are shared.

Global memory is not sequentially consistent. Consider the case where one thread executes the following two assignments:

a = a + 1; b = b - 1;

If another thread sees the variable b change, the store operation updating a may still be in flight. This reiterates the kind of parallelism available in machines that run PTX. Threads must be able to do their work without waiting for other threads to do theirs, as in lock-free and wait-free style programming.

Sequential consistency is provided by the **bar.sync** instruction. Threads wait at the barrier until all threads in the CTA have arrived. All memory writes prior to the **bar.sync** instruction are guaranteed to be visible to any reads after the barrier instruction.

#### 5.1.5. Local State Space

The local state space (.local) is private memory for each thread to keep its own data. It is typically standard memory with cache. The size is limited, as it must be allocated on a per-thread basis. Use ld.local and st.local to access local variables.

In implementations that support a stack, the stack is in local memory. Module-scoped local memory variables are stored at fixed addresses, whereas local memory variables declared

within a function or kernel body are allocated on the stack. In implementations that do not support a stack, all local memory variables are stored at fixed addresses and recursive function calls are not supported.

### 5.1.6. Parameter State Space

The parameter (.param) state space is used (1) to pass input arguments from the host to the kernel, (2a) to declare formal input and return parameters for device functions called from within kernel execution, and (2b) to declare locally-scoped byte array variables that serve as function call arguments, typically for passing large structures by value to a function. Kernel function parameters differ from device function parameters in terms of access and sharing (read-only versus read-write, per-kernel versus per-thread). Note that PTX ISA versions 1.x supports only kernel function parameters in .param space; device function parameters were previously restricted to the register state space. The use of parameter state space for device function parameters is new to PTX ISA version 2.0 and requires target architecture sm\_20.

**Note:** The location of parameter space is implementation specific. For example, in some implementations kernel parameters reside in global memory. No access protection is provided between parameter and global space in this case. Similarly, function parameters are mapped to parameter passing registers and/or stack locations based on the function calling conventions of the Application Binary Interface (ABI). Therefore, PTX code should make no assumptions about the relative locations or ordering of .param space variables.

#### 5.1.6.1. Kernel Function Parameters

Each kernel function definition includes an optional list of parameters. These parameters are addressable, read-only variables declared in the .param state space. Values passed from the host to the kernel are accessed through these parameter variables using ld.param instructions. The kernel parameter variables are shared across all CTAs within a grid.

The address of a kernel parameter may be moved into a register using the **mov** instruction. The resulting address is in the .**param** state space and is accessed using **ld.param** instructions.

#### **Example:**

```
.entry foo ( .param .b32 N, .param .align 8 .b8 buffer[64] )
{
    .reg .u32 %n;
    .reg .f64 %d;

ld.param.u32 %n, [N];
ld.param.f64 %d, [buffer];
```

#### Example:

```
.entry bar ( .param .b32 len )
{
    .reg .u32 %ptr, %n;

mov.u32 %ptr, len;
ld.param.u32 %n, [%ptr];
```

#### 5.1.6.2. Device Function Parameters

PTX ISA version 2.0 extends the use of parameter space to device function parameters. The most common use is for passing objects by value that do not fit within a PTX register, such as C structures larger than 8 bytes. In this case, a byte array in parameter space is used. Typically, the caller will declare a locally-scoped .param byte array variable that represents a flattened C structure or union. This will be passed by value to a callee, which declares a .param formal parameter having the same size and alignment as the passed argument.

#### Example:

```
// pass object of type struct { double d; int y; };
.func foo ( .reg .b32 N, .param .align 8 .b8 buffer[12] )
{
.reg .f64 %d;
.reg .s32 %y;
ld.param.f64 %d, [buffer];
ld.param.s32 %y, [buffer+8];
...
}
// code snippet from the caller
// struct { double d; int y; } mystruct; is flattened, passed to foo
.reg .f64 dbl;
.req .s32 x;
.param .align 8 .b8 mystruct;
st.param.f64 [mystruct+0], dbl;
st.param.s32 [mystruct+8], x;
call foo, (4, mystruct);
```

See the section on function call syntax for more details.

Function input parameters may be read via ld.param and function return parameters may be written using st.param; it is illegal to write to an input parameter or read from a return parameter.

Aside from passing structures by value, .param space is also required whenever a formal parameter has its address taken within the called function. In PTX, the address of a function input parameter may be moved into a register using the mov instruction. Note that the parameter will be copied to the stack if necessary, and so the address will be in the .local state space and is accessed via ld.local and st.local instructions. It is not possible to use mov to get the address of a return parameter or a locally-scoped .param space variable.

# 5.1.7. Shared State Space

The shared (.shared) state space is a per-CTA region of memory for threads in a CTA to share data. An address in shared memory can be read and written by any thread in a CTA. Use ld.shared and st.shared to access shared variables.

Shared memory typically has some optimizations to support the sharing. One example is broadcast; where all threads read from the same address. Another is sequential access from sequential threads.

## 5.1.8. Texture State Space (deprecated)

The texture (.tex) state space is global memory accessed via the texture instruction. It is shared by all threads in a context.

The GPU hardware has a fixed number of texture bindings that can be accessed within a single program (typically 128). The .tex directive will bind the named texture memory variable to a hardware texture identifier, where texture identifiers are allocated sequentially beginning with zero. Multiple names may be bound to the same physical texture identifier. An error is generated if the maximum number of physical resources is exceeded. The texture name must be of type .u32 or .u64.

Physical texture resources are allocated on a per-module granularity, and .tex variables are required to be defined in the global scope.

Texture memory is read-only. A texture's base address is assumed to be aligned to a 16-byte boundary.

#### Example:

```
.tex .u32 tex_a; // bound to physical texture 0
.tex .u32 tex_c, tex_d; // both bound to physical texture 1
.tex .u32 tex_d; // bound to physical texture 2
.tex .u32 tex_f; // bound to physical texture 3
```

**Note**: use of the texture state space is deprecated, and programs should instead reference texture memory through variables of type .texref. The .tex directive is retained for backward compatibility, and variables declared in the .tex state space are equivalent to module-scoped .texref variables in the .global state space. For example, a legacy PTX definitions such as

.tex .u32 tex\_a;

is equivalent to

.global .texref tex\_a;

See Section 5.3 for the description of the .texref type and Section 8.7.6 for its use in texture instructions.

# 5.2. Types

# 5.2.1. Fundamental Types

In PTX, the fundamental types reflect the native data types supported by the target architectures. A fundamental type specifies both a basic type and a size. Register variables are always of a fundamental type, and instructions operate on these types. The same typesize specifiers are used for both variable definitions and for typing instructions, so their names are intentionally short.

The following table lists the fundamental type specifiers for each basic type:

Basic Type	Fundamental Type Specifiers
Signed integer	.s8, .s16, .s32, .s64
Unsigned integer	.u8, .u16, .u32, .u64
Floating-point	.f16, .f32, .f64
Bits (untyped)	.b8, .b16, .b32, .b64
Predicate	.pred

#### Table 8. Fundamental Type Specifiers

Most instructions have one or more type specifiers, needed to fully specify instruction behavior. Operand types and sizes are checked against instruction types for compatibility.

Two fundamental types are compatible if they have the same basic type and are the same size. Signed and unsigned integer types are compatible if they have the same size. The bit-size type is compatible with any fundamental type having the same size.

In principle, all variables (aside from predicates) could be declared using only bit-size types, but typed variables enhance program readability and allow for better operand type checking.

# 5.2.2. Restricted Use of Sub-Word Sizes

The .u8, .s8, and .b8 instruction types are restricted to ld, st, and cvt instructions. The .f16 floating-point type is allowed only in conversions to and from .f32 and .f64 types. All floating-point instructions operate only on .f32 and .f64 types.

For convenience, ld, st, and cvt instructions permit source and destination data operands to be wider than the instruction-type size, so that narrow values may be loaded, stored, and converted using regular-width registers. For example, 8-bit or 16-bit values may be held directly in 32-bit or 64-bit registers when being loaded, stored, or converted to other types and sizes.

# 5.3. Texture, Sampler, and Surface Types

PTX includes built-in "opaque" types for defining texture, sampler, and surface descriptor variables. These types have named fields similar to structures, but all information about layout, field ordering, base address, and overall size is hidden to a PTX program, hence the term "opaque". The use of these opaque types is limited to:

- Variable definition within global (module) scope and in kernel entry parameter lists.
- Static initialization of module-scope variables using comma-delimited static assignment expressions for the named members of the type.
- Referencing textures, samplers, or surfaces via texture and surface load/store instructions (tex, suld, sust, sured).
- Retrieving the value of a named member via query instructions (txq, suq).
- Creating pointers to opaque variables using mov.{u32,u64} reg, opaque\_var; the resulting pointer may be stored to and loaded from memory, passed as a parameter to functions, and de-referenced by texture and surface load, store, and query instructions, but the pointer cannot otherwise be treated as an address, i.e., accessing the pointer with Id and st instructions, or performing pointer arithmetic will result in undefined results.

The three built-in types are .texref, .samplerref, and .surfref. For working with textures and samplers, PTX has two modes of operation. In the *unified mode*, texture and sampler information is accessed through a single .texref handle. In the *independent mode*, texture and sampler information each have their own handle, allowing them to be defined separately and combined at the site of usage in the program. In *independent mode* the fields of the .texref type that describe sampler properties are ignored, since these properties are defined by .samplerref variables.

The following tables list the named members of each type for unified and independent texture modes. These members and their values have precise mappings to methods and values defined in the texture HW class as well as exposed values via the API.

Member	.texref values	.surfref values
width	in ele	ements
height	in ele	ements
depth	in ele	ements
normalized_coords	0, 1	N/A
filter_mode	nearest, linear	N/A
addr_mode_0	wrap, mirror,	N/A
addr_mode_1	<pre>clamp_ogl, clamp_to_edge,</pre>	N/A
addr_mode_2	clamp_to_border	N/A

## Table 9. Opaque Type Fields in Unified Texture Mode

## Table 10. Opaque Type Fields in Independent Texture Mode

Member	.samplerref values	.texref values	.surfref values	
width	N/A	in elements		
height	N/A	in elements		
depth	N/A	in elements		
normalized_coords	N/A	0, 1	N/A	
filter_mode	nearest, linear	ignored	N/A	
addr_mode_0	wrap, mirror, clamp_ogl,	ignored	N/A	
addr_mode_1	clamp_to_edge, clamp_to_border	ignored	N/A	
addr_mode_2	· · · · · · · · · · ·	ignored	N/A	

Variables using these types may be declared at module scope or within kernel entry parameter lists. At module scope, these variables must be in the .global state space. As kernel parameters, these variables are declared in the .param state space.

#### Example:

```
.global .texref my_texture_name;
.global .samplerref my_sampler_name;
.global .surfref my_surface_name;
```

When declared at module scope, the types may be initialized using a list of static expressions assigning values to the named members.

#### **Example:**

### 5.4. Variables

In PTX, a variable declaration describes both the variable's type and its state space. In addition to fundamental types, PTX supports types for simple aggregate objects such as vectors and arrays.

#### 5.4.1. Variable Declarations

All storage for data is specified with variable declarations. Every variable must reside in one of the state spaces enumerated in the previous section.

A variable declaration names the space in which the variable resides, its type and size, its name, an optional array size, an optional initializer, and an optional fixed address for the variable.

Predicate variables may only be declared in the register state space.

#### Examples:

```
.global .u32 loc;
.reg .s32 i;
.const .f32 bias[] = {-1.0, 1.0};
.global .u8 bg[4] = {0, 0, 0, 0};
.reg .v4 .f32 accel;
.reg .pred p, q, r;
.struct float4 { .f32 v0,v1,v2,v3 }; // typedef
.global .struct float4 coord;
```

#### 5.4.2. Vectors

Limited-length vector types are supported. Vectors of length 2 and 4 of any non-predicate fundamental type can be declared by prefixing the type with .v2 or .v4. Vectors must be based on a fundamental type, and they may reside in the register space. Vectors cannot exceed 128-bits in length; for example, .v4.f64 is not allowed. Three-element vectors may be handled by using a .v4 vector, where the fourth element provides padding. This is a common case for three-dimensional grids, textures, etc.

#### **Examples:**

```
.global .v4 .f32 V; // a length-4 vector of floats
.shared .v2 .u16 uv; // a length-2 vector of unsigned ints
.global .v4 .b8 v; // a length-4 vector of bytes
```

By default, vector variables are aligned to a multiple of their overall size (vector length times base-type size), to enable vector load and store instructions which require addresses aligned to a multiple of the access size.

### 5.4.3. Array Declarations

Array declarations are provided to allow the programmer to reserve space. To declare an array, the variable name is followed with dimensional declarations similar to fixed-size array declarations in C. The size of the dimension is either a constant expression, or is left empty, being determined by an array initializer. Here are some examples:

```
.local .u16 kernel[19][19];
.shared .u8 mailbox[128];
.global .s32 offset[][] = { {-1, 0}, {0, -1}, {1, 0}, {0, 1} };
```

The size of the array specifies how many elements should be reserved. For the kernel declaration above, 19\*19 (361) halfwords are reserved (722 bytes).

#### 5.4.4. Initializers

Declared variables may specify an initial value using a syntax similar to C/C++, where the variable name is followed by an equals sign and the initial value or values for the variable. A scalar takes a single value, while vectors and arrays take nested lists of values inside of curly braces (the nesting matches the dimensionality of the declaration).

Variable names appearing in initializers represent the address of the variable; this can be used to statically initialize a pointer to a variable. Similarly, label names appearing in initializers represent the address of the next instruction following the label; this can be used to initialize a jump table to be used with indirect branches or calls. Variables that hold addresses of variables or instructions should be of type .u32 or .u64.

Initializers are allowed for all types except .f16 and .pred.

#### **Examples:**

```
.global .s32 n = 10;
.global .f32 blur_kernel[][]
= {{.05,.1,.05},{.1,.4,.1},{.05,.1,.05}};
.global .v4 .u8 rgba[3] = {{1,0,0,0}, {0,1,0,0}, {0,0,1,0}};
.global .b32 ptr = rgba; // address of rgba into ptr
```

Currently, variable initialization is supported only for constant and global state spaces.

### 5.4.5. Alignment

Byte alignment of storage for all addressable variables can be specified in the variable declaration. Alignment is specified using an optional .align *byte-count* specifier immediately following the state-space specifier. The variable will be aligned to an address which is an integer multiple of *byte-count*. For arrays, alignment specifies the address alignment for the starting address of the entire array, not for individual elements.

The default alignment for scalar and array variables is to a multiple of the base-type size. The default alignment for vector variables is to a multiple of the overall vector size.

#### **Examples:**

```
// allocate array at 4-byte aligned address. Elements are bytes.
        .const .align 4 .b8 bar[8] = {0,0,0,0,2,0,0,0};
```

Note that all PTX instructions that access memory require that the address be aligned to a multiple of the transfer size.

### 5.4.6. Parameterized Variable Names

Since PTX supports virtual registers, it is quite common for a compiler frontend to generate a large number of register names. Rather than require explicit declaration of every name, PTX supports a syntax for creating a set of variables having a common prefix string appended with integer suffixes. For example, suppose a program uses a large number, say one hundred, of .b32 variables, named %r0, %r1, ..., %r99. These 100 register variables can be declared as follows:

```
.reg .b32 %r<100>; // declare %r0, %r1, ..., %r99
```

This shorthand syntax may be used with any of the fundamental types and with any state space, and may be preceded by an alignment specifier. Array variables cannot be declared this way, nor are initializers permitted.

PTX ISA Version 2.0

# Chapter 6. Instruction Operands

# 6.1. Operand Type Information

All operands in instructions have a known type from their declarations. Each operand type must be compatible with the type determined by the instruction template and instruction type. There is no automatic conversion between types.

The bit-size type is compatible with every type having the same size. Integer types of a common size are compatible with each other. Operands having type different from but compatible with the instruction type are silently cast to the instruction type.

## 6.2. Source Operands

The source operands are denoted in the instruction descriptions by the names a, b, and c. PTX describes a load-store machine, so operands for ALU instructions must all be in variables declared in the **.reg** register state space. For most operations, the sizes of the operands must be consistent.

The cvt (convert) instruction takes a variety of operand types and sizes, as its job is to convert from nearly any data type to any other data type (and size).

The ld, st, mov, and cvt instructions copy data from one location to another. Instructions ld and st move data from/to addressable state spaces to/from registers. The mov instruction copies data between registers.

Most instructions have an optional predicate guard that controls conditional execution, and a few instructions have additional predicate source operands. Predicate operands are denoted by the names p, q, r, s.

# 6.3. Destination Operands

PTX instructions that produce a single result store the result in the field denoted by d (for destination) in the instruction descriptions. The result operand is a scalar or vector variable in the register state space.

# 6.4. Using Addresses, Arrays, and Vectors

Using scalar variables as operands is straightforward. The interesting capabilities begin with addresses, arrays, and vectors.

### 6.4.1. Addresses as Operands

Address arithmetic is performed using integer arithmetic and logical instructions. Examples include pointer arithmetic and pointer comparisons. All addresses and address computations are byte-based; there is no support for C-style pointer arithmetic.

The mov instruction can be used to move the address of a variable into a pointer. The address is an offset in the state space in which the variable is declared. Load and store operations move data between registers and locations in addressable state spaces. The syntax is similar to that used in many assembly languages, where scalar variables are simply named and addresses are de-referenced by enclosing the address expression in square brackets. Address expressions include variable names, address registers, address register plus byte offset, and immediate address expressions which evaluate at compile-time to a constant address.

Here are a few examples:

```
.shared .u16 x;
.reg .u16 r0;
.global .v4 .f32 V;
.reg .v4 .f32 W;
.const .s32 tbl[256];
.reg .b32 p;
.reg .s32 q;
ld.shared.u16 r0,[x];
ld.gloal.v4.f32 W, [V];
ld.const.s32 q, [tbl+12];
mov.u32 p, tbl;
```

#### 6.4.2. Arrays as Operands

Arrays of all types can be declared, and the identifier becomes an address constant in the space where the array is declared. The size of the array is a constant in the program.

Array elements can be accessed using an explicitly calculated byte address, or by indexing into the array using square-bracket notation. The expression within square brackets is either a constant integer, a register variable, or a simple "register with constant offset" expression, where the offset is a constant expression that is either added or subtracted from a register variable. If more complicated indexing is desired, it must be written as an address calculation prior to use. Examples are

```
ld.global.u32 s, a[0];
ld.global.u32 s, a[N-1];
mov.u32 s, a[1]; // move address of a[1] into s
```

#### 6.4.3. Vectors as Operands

Vector operands are supported by a limited subset of instructions, which include mov, ld, st, and tex. Vectors may also be passed as arguments to called functions.

Vector elements can be extracted from the vector with the suffixes .x, .y, .z and .w, as well as the typical color fields .r, .g, .b and .a.

A brace-enclosed list is used for pattern matching to pull apart vectors.

```
.reg .v4 .f32 V;
.reg .f32 a, b, c, d;
mov.v4.f32 {a,b,c,d}, V;
```

Vector loads and stores can be used to implement wide loads and stores, which may improve memory performance. The registers in the load/store operations can be a vector, or a braceenclosed list of similarly typed scalars. Here are examples:

```
ld.global.v4.f32 {a,b,c,d}, [addr+offset];
ld.global.v2.u32 V2, [addr+offset2];
```

Elements in a brace-enclosed vector, say {Ra, Rb, Rc, Rd}, correspond to extracted elements as follows:

Ra = V.x = V.r Rb = V.y = V.g Rc = V.z = V.bRd = V.w = V.a

#### 6.4.4. Labels and Function Names as Operands

Labels and function names can be used only in branch and call instructions, and in move instructions to get the address of the label or function into a register, for use in an indirect branch or call.

# 6.5. Type Conversion

All operands to all arithmetic, logic, and data movement instruction must be of the same type and size, except for operations where changing the size and/or type is part of the definition of the instruction. Operands of different sizes or types must be converted prior to the operation.

## 6.5.1. Scalar Conversions

Table 6 shows what precision and format the cvt instruction uses given operands of differing types. For example, if a cvt.s32.u16 instruction is given a u16 source operand and s32 as a destination operand, the u16 is zero-extended to s32.

Conversions to floating-point that are beyond the range of floating-point numbers are represented with the maximum floating-point value (IEEE 754 Inf for f32 and f64, and  $\sim$ 131,000 for f16).

		Destination Format										
		s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
	s8	-	sext	sext	sext	-	sext	sext	sext	s2f	s2f	s2f
	s16	chop <sup>1</sup>	-	sext	sext	chop <sup>1</sup>	-	sext	sext	s2f	s2f	s2f
	s32	chop <sup>1</sup>	chop <sup>1</sup>	-	sext	chop <sup>1</sup>	chop <sup>1</sup>	-	sext	s2f	s2f	s2f
<b>.</b>	s64	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	s2f	s2f	s2f
orma	u8	-	zext	zext	zext	-	zext	zext	zext	u2f	u2f	u2f
Ce Fo	u16	chop <sup>1</sup>	-	zext	zext	chop <sup>1</sup>	-	zext	zext	u2f	u2f	u2f
Source Format	u32	chop <sup>1</sup>	chop <sup>1</sup>	-	zext	chop <sup>1</sup>	chop <sup>1</sup>	-	zext	u2f	u2f	u2f
0	u64	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	u2f	u2f	u2f
	f16	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	-	f2f	f2f
	f32	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	f2f	-	f2f
	f64	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	f2f	f2f	-
Notes       sext = sign extend; zext = zero-extend; chop = keep only low bits that fit; s2f = signed-to-float; f2s = float-to-signed; u2f = unsigned-to-float; f2u = float-to-unsigned; f2f = float-to-float; <sup>1</sup> If the destination register is wider than the destination format, the result is extended to the destination register width after chopping. The type of extension (sign or zero) is based on the destination format. For example, cvt.s16.u32 targeting a 32-bit register will first chop to 16-bits, then sign-extend to 32-bits.												

#### Table 11. Convert Instruction Precision and Format

# 6.5.2. Rounding Modifiers

Conversion instructions may specify a rounding modifier. In PTX, there are four integer rounding modifiers and four floating-point rounding modifiers. The following tables summarize the rounding modifiers.

Table 12. Floating-Point Rounding Modifie	Table 12.	nding Modifiers
---	-----------	-----------------

Modifier	Description
.rn	mantissa LSB rounds to nearest even
.rz	mantissa LSB rounds towards zero
.rm	mantissa LSB rounds towards negative infinity
.rp	mantissa LSB rounds towards positive infinity

Table 13. Integer Rounding Modifiers

Modifier	Description
.rni	round to nearest integer, choosing even integer if source is equidistant between two integers.
.rzi	round to nearest integer in the direction of zero
.rmi	round to nearest integer in direction of negative infinity
.rpi	round to nearest integer in direction of positive infinity

# 6.6. Operand Costs

Operands from different state spaces affect the speed of an operation. Registers are fastest, while global memory is slowest. Much of the delay to memory can be hidden in a number of ways. The first is to have multiple threads of execution so that the hardware can issue a memory operation and then switch to other execution. Another way to hide latency is to issue the load instructions as early as possible, as execution is not blocked until the desired result is used in a subsequent (in time) instruction. The register in a store operation is available much more quickly. Table 11 gives estimates of the costs of using different kinds of memory.

Table 14.	Cost Estimates f	or Accessing	State-Spaces

Space	Time	Notes
Register	0	
Shared	0	
Constant	0	Amortized cost is low, first access is high
Local	> 100 clocks	
Parameter	0	
Immediate	0	
Global	> 100 clocks	
Texture	> 100 clocks	
Surface	> 100 clocks	

PTX ISA Version 2.0

# Chapter 7. Abstracting the ABI

Rather than expose details of a particular calling convention, stack layout, and Application Binary Interface (ABI), PTX provides a slightly higher-level abstraction and supports multiple ABI implementations. In this section, we describe the features of PTX needed to achieve this hiding of the ABI. These include syntax for function definitions, function calls, parameter passing, support for variadic functions ("varargs"), and memory allocated on the stack ("alloca").

NOTE: The current version of PTX does not implement the underlying, stack-based ABI, so recursion is not yet supported.

# 7.1. Function declarations and definitions

In PTX, functions are declared and defined using the .func directive. A function *declaration* specifies an optional list of return parameters, the function name, and an optional list of input parameters; together these specify the function's interface, or prototype. A function *definition* specifies both the interface and the body of the function. A function must be declared or defined prior to being called.

The simplest function has no parameters or return values, and is represented in PTX as follows:

```
.func foo
{
    ...
    ret;
}
...
call foo;
```

Here, execution of the call instruction transfers control to foo, implicitly saving the return address. Execution of the ret instruction within foo transfers control to the instruction following the call.

Scalar and vector base-type input and return parameters may be represented simply as register variables. At the call, arguments may be register variables or constants, and return values may be placed directly into register variables. The arguments and return variables at the call must have type and size that match the callee's corresponding formal parameters.

#### PTX ISA Version 2.0

Example:

```
.func (.reg .u32 %res) inc_ptr ( .reg .u32 %ptr, .reg .u32 %inc )
{
   add.u32 %res, %ptr, %inc;
   ret;
}
...
call (%r1), inc_ptr, (%r1,4);
```

Objects such as C structures and unions are flattened into registers or byte arrays in PTX and are represented using .param space memory. For example, consider the following C structure, passed by value to a function:

```
struct {
    double dbl;
    char c[4];
};
```

In PTX, this structure will be flattened into a byte array. Since memory accesses are required to be aligned to a multiple of the access size, the structure in this example will be a 12 byte array with 8 byte alignment so that accesses to the .f64 field are aligned. The .param state space is used to pass the structure by value:

```
.func (.reg .s32 out) bar (.reg .s32 x, .param .b8 .align 8 y[12])
{
   .reg .f64 f1;
   .reg .b32 c1, c2, c3, c4;
   ld.param.f64 f1, [y+0];
   ld.param.b8 c1, [y+8];
   ld.param.b8 c2, [y+9];
   ld.param.b8 c3, [y+10];
   ld.param.b8 c4, [y+11];
   ... // computation using x,f1,c1,c2,c3,c4;
}
    .param .b8 .align 8 py[12];
    st.param.b64 [py+ 0], %rd;
    st.param.b8 [py+ 8], %rc1;
    st.param.b8 [py+ 9], %rc2;
    st.param.b8 [py+10], %rc1;
    st.param.b8 [py+11], %rc2;
    // scalar args in .reg space, byte array in .param space
    call (%out), bumpptr, (%x, py);
```

In this example, note that .param space variables are used in two ways. First, a .param variable y is used in function definition bar to represent a formal parameter. Second, a .param variable py is declared in the body of the calling function and used to set up the structure being passed to bar.

The following is a conceptual way to think about the .param state space use in device functions.

For a caller,

• The .param state space is used to set values that will passed to a called function and/or to receive return values from a called function. Typically, a .param byte array is used to collect together fields of a structure being passed by value.

For a callee,

• The .param state space is used to receive parameter values and/or pass return values back to the caller.

The following restrictions apply to parameter passing.

For a caller,

- Arguments may be .param variables, .reg variables, or constants.
- In the case of .param space formal parameters that are byte arrays, the argument must also be a .param space byte array with matching type, size, and alignment. A .param argument must be declared within the local scope of the caller.
- In the case of .param space formal parameters that are base-type scalar or vector variables, the corresponding argument may be either a .param or .reg space variable with matching type and size, or a constant that can be represented in the type of the formal parameter.
- In the case of .reg space formal parameters, the corresponding argument may be either a .param or .reg space variable of matching type and size, or a constant that can be represented in the type of the formal parameter.
- For .param arguments, all st.param and ld.param instructions used for argument passing must be contained in the basic block with the call instruction. This enables backend optimization and ensures that the .param variable does not consume extra space in the caller's frame beyond that needed by the ABI. The .param variable simply allows a mapping to be made at the call site between data that may be in multiple locations (e.g., structure being manipulated by caller is located in registers and memory) to something that can be passed as a parameter or return value to the callee.

#### For a callee,

- Input and return parameters may be .param variables or .reg variables.
- Parameters in .param memory must be aligned to a multiple of 1, 2, 4, 8, or 16 bytes.
- The .reg state space can be used to receive and return base-type scalar and vector values. Supporting the .reg state space in this way provides legacy support.

Note that the choice of .reg or .param state space for parameter passing has no impact on whether the parameter is ultimately passed in physical registers or on the stack. The mapping of parameters to physical registers and stack locations depends on the ABI definition and the order, size, and alignment of parameters.

# 7.1.1. Changes from PTX 1.x

In PTX ISA version 1.x, formal parameters were restricted to .reg state space, and there was no support for array parameters. Objects such as C structures were flattened and passed or returned using multiple registers. PTX 1.x supports multiple return values for this purpose.

In PTX ISA version 2.0, formal parameters may be in either .reg or .param state space, and .param space parameters support arrays. For sm\_2x targets, PTX 2.0 restricts functions to a single return value, and a .param byte array should be used to return objects that do not fit into a register. PTX 2.0 continues to support multiple return registers for sm\_1x targets.

## 7.2. Variadic functions

#### NOTE: The current version of PTX does not support variadic functions.

To support functions with a variable number of arguments, PTX provides a high-level mechanism similar to the one provided by the stdarg.h and varargs.h headers in C.

In PTX, variadic functions are declared with an ellipsis at the end of the input parameter list, following zero or more fixed parameters:

```
.func baz ( .reg .u32 a, .reg .u32 b, ... )
.func okay ( ... )
```

Built-in functions are provided to initialize, iteratively access, and end access to a list of variable arguments. The function prototypes are defined as follows:

```
.func (.reg .u32 ptr) %va_start
.func (.reg .b32 val) %va_arg (.reg .u32 ptr, .reg .u32 sz, .reg .u32 align)
.func (.reg .b64 val) %va_arg64 (.reg .u32 ptr, .reg .u32 sz, .reg .u32 align)
.func %va_end (.reg .u32 ptr)
```

%va\_start returns a handle to whatever structure is used by the ABI to support variable argument lists. This handle is then passed to the %va\_arg and %va\_arg64 built-in functions, along with the size and alignment of the next data value to be accessed. For %va\_arg, the size may be 1, 2, or 4 bytes; for %va\_arg64, the size may be 1, 2, 4, or 8 bytes. In both cases, the alignment may be 1, 2, 4, 8, or 16 bytes. Once all arguments have been processed, %va\_end is called to free the variable argument list handle.

Here's an example PTX program using the built-in functions to support a variable number of arguments:

```
// compute max over N signed integers
        .func ( .reg .s32 result ) maxN ( .reg .u32 N, ... )
        {
        .reg .u32 ap, ctr;
        .reg .s32 val;
        .reg .pred p;
        call (ap), %va_start;
        mov.b32 result, 0x8000000; // default to MININT
        mov.b32 ctr, 0;
Loop:
       setp.u32.ge p, ctr, N;
Øр
        bra Done;
        call (val), %va_arg, (ap, 4, 4);
        max.s32 result, result, val;
        bra Loop;
Done:
        call %va_end, (ap);
        ret;
        }
       call (%max), maxN, (3, %r1, %r2, %r3);
       call (%max), maxN, (2, %s1, %s2);
```

# 7.3. Alloca

#### NOTE: The current version of PTX does not support alloca.

PTX provides another built-in function for allocating storage at runtime on the per-thread local memory stack. To allocate memory, a function simply calls the built-in function **%alloca**, defined as follows:

.func ( .reg .u32 ptr ) %alloca ( .reg .u32 size )

The resulting pointer is to the base address in local memory of the allocated memory. The array is then accessed with ld.local and st.local instructions.

If a particular alignment is required, it is the responsibility of the user program to allocate additional space and adjust the base pointer to achieve the desired alignment. The built-in %alloca function is guaranteed only to return a 4-byte aligned pointer.

# Chapter 8. Instruction Set

# 8.1. Format and Semantics of Instruction Descriptions

This section describes each PTX instruction. In addition to the name and the format of the instruction, the semantics are described, followed by some examples that attempt to show several possible instantiations of the instruction.

# 8.2. PTX Instructions

PTX instructions generally have from zero to four operands, plus an optional guard predicate appearing after an '@' symbol to the left of the opcode:

- @P opcode;
- @P opcode A;
- @P opcode D, A;
- @P opcode D, A, B;
- □ @P opcode D, A, B, C;

For instructions that create a result value, the D operand is the destination operand, while A, B, and C are the source operands.

The **setp** instruction writes two destination registers. We use a 'j' symbol to separate multiple destination registers.

setp.s32.lt p|q, a, b; // p = (a < b); q = !(a < b);</pre>

For some instructions the destination operand is optional. A "bit bucket" operand denoted with an underscore ('\_') may be used in place of a destination register.

# 8.3. Predicated Execution

In PTX, predicate registers are virtual and have .pred as the type specifier. So, predicate registers can be declared as

```
.reg .pred p, q, r
```

All instructions have an optional "guard predicate" which controls conditional execution of the instruction. The syntax to specify conditional execution is to prefix an instruction with "@{!}p", where p is a predicate variable, optionally negated. Instructions without a guard predicate are executed unconditionally.

Predicates are most commonly set as the result of a comparison performed by the **setp** instruction.

As an example, consider the high-level code

if (i < n) j = j + 1;

This can be written in PTX as

```
setp.lt.s32 p, i, n; // p = (i < n)
@p add.s32 j, j, 1; // if i < n, add 1 to j</pre>
```

To get a conditional branch or conditional function call, use a predicate to control the execution of the branch or call instructions. To implement the above example as a true conditional branch, the following PTX instruction sequence might be used:

```
setp.lt.s32 p, i, n; // compare i to n
@!p bra L1; // if false, branch over
add.s32 j, j, 1;
L1: ...
```

### 8.3.1. Comparisons

#### 8.3.1.1. Integer and Bit-Size Comparisons

The signed integer comparisons are the traditional eq (equal), ne (not-equal), lt (less-than), le (less-than-or-equal), gt (greater-than), and ge (greater-than-or-equal). The unsigned comparisons are eq, ne, lo (lower), ls (lower-or-same), hi (higher), and hs (higher-or-same). The bit-size comparisons are eq and ne; ordering comparisons are not defined for bit-size types. The following table shows the operators for signed integer, unsigned integer, and bit-size types.

Table 15.	Operators for Signed Integer, Unsigned Integer, and Bit-
	Size Types

Meaning	Signed Operator	Unsigned Operator	Bit-Size Operator			
a == b	EQ	EQ	EQ			
a != b	NE	NE	NE			
a < b	LT	LO				
a <= b	LE	LS				
a > b	GT	HI				
a >= b	GE	HS				

#### 8.3.1.2. Floating-Point Comparisons

The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false.

Table 16.Floating-Point Comparison Operators

Meaning	Floating-Point Operator				
a == b && !isNaN(a) && !isNaN(b)	EQ				
a != b && !isNaN(a) && !isNaN(b)	NE				
a < b && !isNaN(a) && !isNaN(b)	LT				
a <= b && !isNaN(a) && !isNaN(b)	LE				
a > b && !isNaN(a) && !isNaN(b)	GT				
a >= b && !isNaN(a) && !isNaN(b)	GE				

To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts. If either operand is NaN, then the result of these comparisons is true.

Meaning	Floating-Point Operator				
a == b    isNaN(a)    isNaN(b)	EQU				
a != b    isNaN(a)    isNaN(b)	NEU				
a < b    isNaN(a)    isNaN(b)	LTU				
a <= b    isNaN(a)    isNaN(b)	LEU				
a > b    isNaN(a)    isNaN(b)	GTU				
a >= b    isNaN(a)    isNaN(b)	GEU				

Table 17. Floating-Point Comparison Operators Accepting NaN

To test for NaN values, two operators num (numeric) and nan (isNaN) are provided. num returns true if both operands are numeric values (not NaN), and nan returns true if either operand is NaN.

 Table 18.
 Floating-Point Comparison Operators Testing for NaN

Meaning	Floating-Point Operator					
!isNaN(a) && !isNaN(b)	NUM					
isNaN(a)    isNaN(b)	NAN					

## 8.3.2. Manipulating Predicates

Predicate values may be computed and manipulated using the following instructions: and, or, xor, not, and mov.

There is no direct conversion between predicates and integer values, and no direct way to load or store predicate register values. However, **setp** can be used to generate a predicate from an integer, and the predicate-based select (**selp**) instruction can be used to generate an integer value based on the value of a predicate; for example:

selp.u32 %r1,1,0,%p; // convert predicate to 32-bit value

# 8.4. Type Information for Instructions and Operands

Typed instructions must have a type-size modifier. For example, the add instruction requires type and size information to properly perform the addition operation (signed, unsigned, float, different sizes), and this information must be specified as a suffix to the opcode.

#### Example:

```
.reg .u16 d, a, b;
add.u16 d, a, b; // perform a 16-bit unsigned add
```

Some instructions require multiple type-size modifiers, most notably the data conversion instruction cvt. It requires separate type-size modifiers for the result and source, and these are placed in the same order as the operands. For example:

```
.reg .u16 a;
.reg .f32 d;
cvt.f32.u16 d, a; // convert 16-bit unsigned to 32-bit float
```

Each operand's type must agree with the corresponding instruction-type modifier. The rules for operand and instruction type conformance are as follows:

- Bit-size types agree with any type of the same size.
- Signed and unsigned integer types agree provided they have the same size, and integer operands are silently cast to the instruction type if needed. For example, an unsigned integer operand used in a signed integer instruction will be treated as a signed integer by the instruction.
- Floating-point types agree only if they have the same size; i.e., they must match exactly.

The following table summarizes these type checking rules.

#### Table 19. Type Checking Rules

		Operand Type							
		.bX	.sX	.uX	.fX				
Instruction Type	.bX	ok	ok	ok	ok				
	.sX	ok	ok	ok	inv				
	.uX	ok	ok	ok	inv				
	.fX	ok	inv	inv	ok				

#### Operand Size Exceeding Instruction-Type Size 8.4.1.

For convenience, Id, st, and cvt instructions permit source and destination data operands to be wider than the instruction-type size, so that narrow values may be loaded, stored, and converted using regular-width registers. For example, 8-bit or 16-bit values may be held directly in 32-bit or 64-bit registers when being loaded, stored, or converted to other types and sizes. The operand type checking rules are relaxed for bit-size and integer (signed and unsigned) instruction types; floating-point instruction types still require that the operand type-size matches exactly, unless the operand is of bit-size type.

When a source operand has a size that exceeds the instruction-type size, the source data is truncated ("chopped") to the appropriate number of bits specified by the instruction typesize. The following table summarizes the relaxed type-checking rules for source operands. Note that some combinations may still be invalid for a particular instruction; for example, the cvt instruction does not support .bX instruction types, so those rows are invalid for cvt.

		Source Operand Type														
		b8	b16	b32	b64	s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
	b8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	chop	chop	chop
	b16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	-	chop	chop
	b32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	-	chop
	b64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	-
	s8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	inv	inv	inv
e	s16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	inv	inv	inv
Typ	s32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	inv	inv
Instruction Type	s64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
struc	u8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	inv	inv	inv
<u>_</u>	u16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	inv	inv	inv
	u32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	inv	inv
	u64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
	f16	inv	-	chop	chop	inv	inv	inv	inv	inv	inv	inv	inv	-	inv	inv
	f32	inv	inv	-	chop	inv	inv	inv	inv	inv	inv	inv	inv	inv	-	inv
	f64	inv	inv	inv	-	inv	inv	inv	inv	inv	inv	inv	inv	inv	inv	-
		chop =	= keep c	only low	bits tha	t fit; "-"	= allow	ed, no c	conversi	on nee	ded; in	v = inva	lid, parse	e error.		
N	otes	<ol> <li>Source register size must be of equal or greater size than the instruction-type size.</li> <li>Bit-size source registers may be used with any appropriately-sized instruction type. The data is truncated ("chopped") to the instruction-type size and interpreted according to the instruction type.</li> <li>Integer source registers may be used with any appropriately-sized bit-size or integer instruction type. The data is truncated to the instruction-type size and interpreted according to the instruction type.</li> <li>Floating-point source registers can only be used with bit-size or floating-point instruction types. When used with a narrower bit-size type, the data will be truncated. When used with a floating-point instruction</li> </ol>														

Table 20. Relaxed Type-checking Rules for Source Operands

type, the size must match exactly.

When a destination operand has a size that exceeds the instruction-type size, the destination data is zero- or sign-extended to the size of the destination register. If the corresponding instruction type is signed integer, the data is sign-extended; otherwise, the data is zeroextended. The following table summarizes the relaxed type-checking rules for destination operands.

		Destination Operand Type														
		b8	b16	b32	b64	s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
Type	b8	-	zext	zext	zext	-	zext	zext	zext	-	zext	zext	zext	zext	zext	zext
	b16	inv	-	zext	zext	inv	-	zext	zext	inv	-	zext	zext	-	zext	zext
	b32	inv	inv	-	zext	inv	inv	-	zext	inv	inv	-	zext	inv	-	zext
	b64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	-
	s8	-	sext	sext	sext	-	sext	sext	sext	-	sext	sext	sext	inv	inv	inv
	s16	inv	-	sext	sext	inv	-	sext	sext	inv	-	sext	sext	inv	inv	inv
	s32	inv	inv	-	sext	inv	inv	-	sext	inv	inv	-	sext	inv	inv	inv
ction	s64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
Instruction Type	u8	-	zext	zext	zext	-	zext	zext	zext	-	zext	zext	zext	inv	inv	inv
	u16	inv	-	zext	zext	inv	-	zext	zext	inv	-	zext	zext	inv	inv	inv
	u32	inv	inv	-	zext	inv	inv	-	zext	inv	inv	-	zext	inv	inv	inv
	u64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
	f16	inv	-	zext	zext	inv	inv	inv	inv	inv	inv	inv	inv	-	inv	inv
	f32	inv	inv	-	zext	inv	inv	inv	inv	inv	inv	inv	inv	inv	-	inv
	f64	inv	inv	inv	-	inv	inv	inv	inv	inv	inv	inv	inv	inv	inv	-
	<ul> <li>sext = sign extend; zext = zero-extend; "-" = Allowed but no conversion needed; inv = Invalid, parse error.</li> <li>Destination register size must be of equal or greater size than the instruction-type size.</li> <li>Bit-size destination registers may be used with any appropriately-sized instruction type. The data is sign-extended to the destination register width for signed integer instruction types, and is zero-extended to the destination register.</li> </ul>							sign-								

Table 21. Relaxed Type-checking Rules for Destination Operands

3. Integer destination registers may be used with any appropriately-sized bit-size or integer instruction type. The data is sign-extended to the destination register width for signed integer instruction types, and is zeroextended to the destination register width for bit-size and unsigned integer instruction types.

Floating-point destination registers can only be used with bit-size or floating-point instruction types. When 4. used with a narrower bit-size instruction type, the data will be zero-extended. When used with a floatingpoint instruction type, the size must match exactly.

# 8.5. Divergence of Threads in Control Constructs

Threads in a CTA execute together, at least in appearance, until they come to a conditional control construct such as a conditional branch, conditional function call, or conditional return. If threads execute down different control flow paths, the threads are called *divergent*. If all of the threads act in unison and follow a single control flow path, the threads are called *uniform*. Both situations occur often in programs.

A CTA with divergent threads may have lower performance than a CTA with uniformly executing threads, so it is important to have divergent threads re-converge as soon as possible. All control constructs are assumed to be divergent points unless the control-flow instruction is marked as uniform, using the .uni suffix. For divergent control flow, the optimizing code generator automatically determines points of re-convergence. Therefore, a compiler or code author targeting PTX can ignore the issue of divergent threads, but has the opportunity to improve performance by marking branch points as uniform when the compiler or author can guarantee that the branch point is non-divergent.

## 8.6. Semantics

The goal of the semantic description of an instruction is to describe the results in all cases in as simple language as possible. The semantics are described using C, until C is not expressive enough.

#### 8.6.1. Machine-Specific Semantics of 16-bit Code

A PTX program may execute on a GPU with either a 16-bit or a 32-bit data path. When executing on a 32-bit data path, 16-bit registers in PTX are mapped to 32-bit physical registers, and 16-bit computations are "promoted" to 32-bit computations. This can lead to computational differences between code run on a 16-bit machine versus the same code run on a 32-bit machine, since the "promoted" computation may have bits in the high-order half-word of registers that are not present in 16-bit physical registers. These extra precision bits can become visible at the application level, for example, by a right-shift instruction.

At the PTX language level, one solution would be to define semantics for 16-bit code that is consistent with execution on a 16-bit data path. This approach introduces a performance penalty for 16-bit code executing on a 32-bit data path, since the translated code would require many additional masking instructions to suppress extra precision bits in the high-order half-word of 32-bit registers.

Rather than introduce a performance penalty for 16-bit code running on 32-bit GPUs, the semantics of 16-bit instructions in PTX is machine-specific. A compiler or programmer may chose to enforce portable, machine-independent 16-bit semantics by adding explicit conversions to 16-bit values at appropriate points in the program to guarantee portability of the code. However, for many performance-critical applications, this is not desirable, and for many applications the difference in execution is preferable to limiting performance.

# 8.7. Instructions

All PTX instructions may be predicated. In the following descriptions, the optional guard predicate is omitted from the syntax.

# 8.7.1. Integer Arithmetic Instructions

Integer arithmetic instructions operate on the integer types in register and constant immediate forms. The Integer arithmetic instructions are:

add sub □ add.cc, addc sub.cc, subc 🗆 mul mad mul24 □ mad24 sad 🛛 div rem abs neg 🔲 min 🗆 max рорс 🗅 clz bfind brev bfe 🗅 bfi

prmt

add	Add two values.				
Syntax	<pre>add.type d, a, b; add{.sat}.s32 d, a, b; // .sat applies only to .s32 .type = { .u16, .u32, .u64,</pre>				
Description	Performs addition and writes the resulting value into a destination register.				
Semantics	d = a + b;				
Notes	Saturation modifier: .sat limits result to MININTMAXINT (no overflow) for the size of the operation. Applies only to .s32 type.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	Supported on all target architectures.				
Examples	<pre>@p add.u32 x,y,z; add.sat.s32 c,c,1;</pre>				

### Table 22. Integer Arithmetic Instructions: add

### Table 23. Integer Arithmetic Instructions: sub

sub	Subtract one value from another.				
Syntax	<pre>sub.type d, a, b; sub{.sat}.s32 d, a, b; // .sat applies only to .s32 .type = { .u16, .u32, .u64,</pre>				
	.s16, .s32, .s64 };				
Description	Performs subtraction and writes the resulting value into a destination register.				
Semantics	d = a - b;				
Notes	Saturation modifier: .sat limits result to MININTMAXINT (no overflow) for the size of the operation. Applies only to .s32 type.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	Supported on all target architectures.				
Examples	sub.s32 c,a,b;				

Instructions add.cc, addc, sub.cc and subc reference an implicitly specified condition code register (CC) having a single carry flag bit (CC.CF) holding carry-in/carry-out or borrow-in/borrow-out. These instructions support extended-precision integer addition and subtraction. No other instructions access the condition code, and there is no support for setting, clearing, or testing the condition code. The condition code register is not preserved across branches or calls and therefore should only be used in straight-line code sequences for computing extended-precision integer addition and subtraction.

add.cc	Add two values with carry-out.					
Syntax	add.cc.type d, a, b;					
	.type = { .u32, .s32 };					
Description	Performs 32-bit integer addition and writes the carry-out value into the condition code register.					
Semantics	d = a + b;					
	carry-out written to CC.CF					
Notes	No integer rounding modifiers.					
	No saturation.					
	Behavior is the same for unsigned and signed integers.					
PTX ISA Notes	Introduced in PTX ISA version 1.2.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>@p add.cc.b32 x1,y1,z1; // extended-precision addition of</pre>					
	<pre>@p addc.cc.b32 x2,y2,z2; // two 128-bit values</pre>					
	<pre>@p addc.cc.b32 x3,y3,z3;</pre>					
	<pre>@p addc.cc.b32 x4,y4,z4;</pre>					

#### Table 24. Integer Arithmetic Instructions: add.cc

#### Table 25. Integer Arithmetic Instructions: addc

addc	Add two values with carry-in and optional carry-out.					
Syntax	<pre>addc{.cc}.type d, a, b;</pre>					
	.type = {.u32, .s32 };					
Description	Performs 32-bit integer addition with carry-in and optionally writes the carry-out value into the condition code register.					
Semantics	d = a + b + CC.CF;					
	if .cc specified, carry-out written to CC.CF					
Notes	No integer rounding modifiers.					
	No saturation.					
	Behavior is the same for unsigned and signed integers.					
PTX ISA Notes	Introduced in PTX ISA version 1.2.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>@p add.cc.b32 x1,y1,z1; // extended-precision addition of</pre>					
	<pre>@p addc.cc.b32 x2,y2,z2; // two 128-bit values</pre>					
	<pre>@p addc.cc.b32 x3,y3,z3;</pre>					
	<pre>@p addc.cc.b32 x4,y4,z4;</pre>					

sub.cc	Subract one value from another, with borrow-out.					
Syntax	sub.cc.type d, a, b;					
	.type = { .u32, .s32 };					
Description	Performs 32-bit integer subtraction and writes the borrow-out value into the condition code register.					
Semantics	d = a - b;					
	borrow-out written to CC.CF					
Notes	No integer rounding modifiers.					
	No saturation.					
	Behavior is the same for unsigned and signed integers.					
PTX ISA Notes	Introduced in PTX ISA version 1.3.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>@p sub.cc.b32 x1,y1,z1; // extended-precision subtraction</pre>					
	<pre>@p subc.cc.b32 x2,y2,z2; // of two 128-bit values</pre>					
	<pre>@p subc.cc.b32 x3,y3,z3;</pre>					
	<pre>@p subc.cc.b32 x4,y4,z4;</pre>					

## Table 26. Integer Arithmetic Instructions: sub.cc

### Table 27. Integer Arithmetic Instructions: subc

subc	Subtract one value from another, withborrow-in and optional borrow-out.					
Syntax	<pre>subc{.cc}.type d, a, b;</pre>					
	.type = {.u32, .s32 };					
Description	Performs 32-bit integer subtraction with borrow-in and optionally writes the borrow-out value into the condition code register.					
Semantics	d = a - (b + CC.CF);					
	if .cc specified, borrow-out written to CC.CF					
Notes	No integer rounding modifiers.					
	No saturation.					
	Behavior is the same for unsigned and signed integers.					
PTX ISA Notes	Introduced in PTX ISA version 1.3.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>@p sub.cc.b32 x1,y1,z1; // extended-precision subtraction</pre>					
	<pre>@p subc.cc.b32 x2,y2,z2; // of two 128-bit values</pre>					
	<pre>@p subc.cc.b32 x3,y3,z3;</pre>					
	<pre>@p subc.cc.b32 x4,y4,z4;</pre>					

mul	Multiply two values.				
Syntax	<pre>mul{.hi,.lo,.wide}.type d, a, b;</pre>				
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };				
Description	Compute the product of two values.				
Semantics Notes	<pre>t = a * b; n = bitwidth of type; d = t;</pre>				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	Supported on all target architectures.				
Examples	<pre>mul.wide.s16 fa,fxs,fys; // 16*16 bits yields 32 bits mul.lo.s16 fa,fxs,fys; // 16*16 bits, save only the low 16 bits mul.wide.s32 z,x,y; // 32*32 bits, creates 64 bit result</pre>				

## Table 28. Integer Arithmetic Instructions: mul

mad	Multiply two values and add a third value.					
Syntax	<pre>mad{.hi,.lo,.wide}.type d, a, b, c; mad.hi.sat.s32</pre>					
Description	.s16, .s32, .s64 }; Multiplies two values and adds a third, and then writes the resulting value into a destination register.					
Semantics	<pre>t = a * b; n = bitwidth of type; d = t + c;</pre>					
Notes	<ul> <li>The type of the operation represents the types of the <b>a</b> and <b>b</b> operands. If .hi or .lo is specified, then <b>d</b> and <b>c</b> are the same size as <b>a</b> and <b>b</b>, and either the upper or lower half of the result is written to the destination register. If .wide is specified, then <b>d</b> and <b>c</b> are twice as wide as <b>a</b> and <b>b</b> to receive the result of the multiplication.</li> <li>The .wide suffix is supported only for 16- and 32-bit integer types.</li> <li>Saturation modifier:</li> <li>.sat limits result to MININTMAXINT (no overflow) for the size of the operation. Applies only to .s32 type in .hi mode.</li> </ul>					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>@p mad.lo.s32 d,a,b,c; mad.lo.s32 r,p,q,r;</pre>					

# Table 29. Integer Arithmetic Instructions: mad

mul24	Multiply two 24-bit integer values.				
Syntax	<pre>mul24{.hi,.lo}.type d, a, b;</pre>				
	.type = { .u32, .s32 };				
Description	Compute the product of two 24-bit integer values held in 32-bit source registers, and return either the high or low 32-bits of the 48-bit result.				
Semantics	<pre>t = a * b; d = t&lt;4716&gt;;</pre>				
Notes	Integer multiplication yields a result that is twice the size of the input operands, i.e. 48- bits. <b>mul24.hi</b> performs a 24x24-bit multiply and returns the high 32 bits of the 48-bit result. <b>mul24.lo</b> performs a 24x24-bit multiply and returns the low 32 bits of the 48-bit result. All operands are of the same type and size. <b>mul24.hi</b> may be less efficient on machines without hardware support for 24-bit multiply.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	Supported on all target architectures.				
Examples	<pre>mul24.lo.s32 d,a,b; // low 32-bits of 24x24-bit</pre>				

# Table 30. Integer Arithmetic Instructions: mul24

mad24	Multiply two 24-bit integer values and add a third value.					
Syntax	<pre>mad24{.hi,.lo}.type d, a, b, c; mad24.hi.sat.s32 d, a, b, c; .type = { .u32, .s32 };</pre>					
Description	ion Compute the product of two 24-bit integer values held in 32-bit source registers, and add a third, 32-bit value to either the high or low 32-bits of the 48-bit result. Return either the high or low 32-bits of the 48-bit result.					
Semantics	<pre>t = a * b; d = t&lt;4716&gt; + c;</pre>					
Notes	Integer multiplication yields a result that is twice the size of the input operands, i.e. 48- bits. mad24.hi performs a 24x24-bit multiply and adds the high 32 bits of the 48-bit result to a third value. mad24.lo performs a 24x24-bit multiply and adds the low 32 bits of the 48-bit result to a third value. All operands are of the same type and size. Saturation modifier: .sat limits result of 32-bit signed addition to MININTMAXINT (no overflow). Applies only to .s32 type in .hi mode. mad24.hi may be less efficient on machines without hardware support for 24-bit multiply.					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	Supported on all target architectures.					
Examples	<pre>mad24.lo.s32 d,a,b,c; // low 32-bits of 24x24-bit</pre>					

# Table 31. Integer Arithmetic Instructions: mad24

sad	Sum of absolute differences.
Syntax	sad. <i>type</i> d, a, b, c;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Adds the absolute value of a-b to c and writes the resulting value into a destination register.
Semantics	d = c + ((a < b) ? b - a : a - b);
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	sad.s32 d,a,b,c;
	<pre>sad.u32 d,a,b,d; // running sum</pre>

### Table 32. Integer Arithmetic Instructions: sad

#### Table 33. Integer Arithmetic Instructions: div

div	Divide one value by another.
Syntax	div. <i>type</i> d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Divides <b>a</b> by <b>b</b> , stores result in <b>d</b> .
Semantics	d = a / b;
Notes	Division by zero yields an unspecified, machine-specific value.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	div.s32 b,n,i;

### Table 34. Integer Arithmetic Instructions: rem

rem	The remainder of integer division.
Syntax	rem. <i>type</i> d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Divides <b>a</b> by <b>b</b> , store the remainder in <b>d</b> .
Semantics	d = a % b;
Notes	The behavior for negative numbers is machine-dependent and depends on whether divide rounds towards zero or negative infinity.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	rem.s32 x,x,8; // x = x%8;

abs	Absolute value.
Syntax	abs.type d, a;
	.type = { .s16, .s32, .s64 };
Description	Take the absolute value of <b>a</b> and store it in <b>d</b> .
Semantics	d =  a ;
Notes	Only for signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	abs.s32 r0,a;

### Table 35. Integer Arithmetic Instructions: abs

### Table 36. Integer Arithmetic Instructions: neg

neg	Arithmetic negate.
Syntax	neg.type d, a;
	.type = { .s16, .s32, .s64 };
Description	Negate the sign of <b>a</b> and store the result in <b>d</b> .
Semantics	d = -a;
Notes	Only for signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	neg.s32 r0,a;

min	Find the minimum of two values.
Syntax	min.type d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Store the minimum of <b>a</b> and <b>b</b> in <b>d</b> .
Semantics	<pre>d = (a &lt; b) ? a : b; // Integer (signed and unsigned)</pre>
Notes	Signed and unsigned differ.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	min.s32 r0,a,b;
	<pre>@p min.ul6 h,i,j;</pre>

## Table 37. Integer Arithmetic Instructions: min

### Table 38. Integer Arithmetic Instructions: max

max	Find the maximum of two values.
Syntax	max.type d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Store the maximum of <b>a</b> and <b>b</b> in <b>d</b> .
Semantics	<pre>d = (a &gt; b) ? a : b; // Integer (signed and unsigned)</pre>
Notes	Signed and unsigned differ.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	max.u32 d,a,b;
	max.s32 q,q,0;

рорс	Population count.
Syntax	popc.type d, a;
	.type = { .b32, .b64 };
Description	Count the number of one bits in ${\bf a}$ and place the resulting 'population count' in 32-bit destination register ${\bf d}$ .
Semantics	d = 0;
	while (a != 0) {
	if (a&0x1) d++;
	a = a >> 1;
	}
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	popc requires sm_20 or later.
Examples	popc.b32 d, a;
	popc.b64 cnt, X; // cnt is .u32

## Table 39. Integer Arithmetic Instructions: popc

## Table 40. Integer Arithmetic Instructions: clz

clz	Count leading zeros.
Syntax	clz. <i>type</i> d, a;
	.type = { .b32, .b64 };
Description	Count the number of leading zeros in <b>a</b> starting with the most-significant bit and place the result in 32-bit destination register <b>d</b> . For .b32 type, the number of leading zeros is between 0 and 32, inclusively. For .b64 type, the number of leading zeros is between 0 and 64, inclusively.
Semantics	<pre>d = 0; if (.type == .b32) { max = 32; mask = 0x80000000; } else</pre>
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	clz requires sm_20 or later.
Examples	clz.b32 d, a; clz.b64 cnt, X; // cnt is .u32

bfind	Find most significant non-sign bit.
Syntax	<pre>bfind.type d, a; bfind.shiftamt.type d, a; .type = { .u32, .u64, .s32, .s64 };</pre>
Description	Find the bit position of the most significant non-sign bit in <b>a</b> and place the result in <b>d</b> . Operand <b>a</b> has the instruction type, and operand <b>d</b> has type .u32. For unsigned integers, bfind returns the bit position of the most significant "1". For signed integers, bfind returns the bit position of the most significant "0" for negative inputs and the most significant "1" for non-negative inputs.
	If .shiftamt is specified, bfind returns the shift amount needed to left-shift the found bit into the most-significant bit position.
	bfind returns 0xFFFFFFFF if no non-sign bit is found.
Semantics	<pre>msb = (.type==.u32    .type==.s32) ? 31 : 63; d = -1; for (i=msb; i&gt;=0; i) { if (a &amp; (1&lt;<i)) break;="" d="i;" {="" }<br="">}</i))></pre>
	if (.shiftamt && d != $-1$ ) { d = msb - d; }
PTX ISA Notes Target ISA Notes	Introduced in PTX ISA version 2.0. bfind requires sm 20 or later.
Examples	bfind.u32 d, a;
•	bfind.shiftamt.s64 cnt, X; // cnt is .u32

# Table 41. Integer Arithmetic Instructions: bfind

brev	Bit reverse.
Syntax	brev. <i>type</i> d, a;
	.type = { .b32, .b64 };
Description	Perform bitwise reversal of input.
Semantics	<pre>msb = (.type==.b32) ? 31 : 63;</pre>
	<pre>for (i=0; i&lt;=msb; i++) {     d[i] = a[msb-i]; }</pre>
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	brev requires sm_20 or later.
Examples	brev.b32 d, a;

# Table 42. Integer Arithmetic Instructions: brev

bfe	Bit Field Extract.
Syntax	bfe. <i>type</i> d, a, b, c;
	.type = { .u32, .u64,
	.s32, .s64 };
Description	Extract bit field from <b>a</b> and place the zero or sign-extended result in <b>d</b> . Source <b>b</b> gives the bit field starting bit position, and source <b>c</b> gives the bit field length in bits.
	Operands <b>a</b> and <b>d</b> have the same type as the instruction type, and operands <b>b</b> and <b>c</b> are type .u32.
	The sign bit of the extracted field is defined as:
	.u32, .u64: zero
	.s32, .s64: msb of input <b>a</b> if the extracted field extends beyond the msb of <b>a</b> msb of extracted field, otherwise
	If the bit field length is zero, the result is zero.
	The destination $\mathbf{d}$ is padded with the sign bit of the extracted field. If the start position is beyond the msb of the input, the destination $\mathbf{d}$ is filled with the replicated sign bit of the extracted field.
Semantics	<pre>msb = (.type==.u32    .type==.s32) ? 31 : 63;</pre>
	pos = b;
	len = c;
	if (.type==.u32    .type==.u64    len==0)
	<pre>sbit = 0;</pre>
	else
	<pre>sbit = a[min(pos+len-1,msb)];</pre>
	d = 0;
	for (i=0; i<=msb; i++) {
PTX ISA Notes	for (i=0; i<=msb; i++) {
PTX ISA Notes Target ISA Notes	<pre>for (i=0; i&lt;=msb; i++) {     d[i] = (i<len &&="" :="" ?="" a[pos+i]="" pos+i<="msb)" pre="" sbit;="" }<=""></len></pre>

# Table 43. Integer Arithmetic Instructions: bfe

bfi	Bit Field Insert.
Syntax	bfi. <i>type</i> f, a, b, c, d;
	.type = { .b32, .b64 };
Description	Align and insert a bit field from <b>a</b> into <b>b</b> , and place the result in <b>f</b> . Source <b>c</b> gives the starting bit position for the insertion, and source <b>d</b> gives the bit field length in bits.
	Operands $\mathbf{a}$ , $\mathbf{b}$ , and $\mathbf{f}$ have the same type as the instruction type, and operands $\mathbf{c}$ and $\mathbf{d}$ are type .u32.
	If the bit field length is zero, the result is <b>b</b> .
	If the start position is beyond the msb of the input, the result is <b>b</b> .
Semantics	<pre>msb = (.type==.b32) ? 31 : 63;</pre>
	pos = c;
	len = d;
	f = b;
	for (i=0; i <len &&="" i++)="" pos+i<="msb;" th="" {<=""></len>
	<pre>f[pos+i] = a[i];</pre>
	}
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	bfi requires sm_20 or later.
Examples	bfi.b32 d,a,b,start,len;

# Table 44. Integer Arithmetic Instructions: bfi

Table 45.	Integer Arithmetic Instruction	ons: prmt
-----------	--------------------------------	-----------

					•				
prmt	Permute bytes from register pair.								
Syntax	prmt.b32{. <i>mode</i> } d, a, b, c;								
	.mode = { .f4	.mode = { .f4e, .b4e, .rc8, .ecl, .ecr, .rc16 };							
Description	Pick four arbitrary destination register		m two 3	2-bit	registers, a	nd reassen	nble the	m into a	a 32-bit
	In the generic form	m (no <i>mod</i>	<i>le</i> speci	fied)	, the permu	te control c	onsists	of four	4-bit
		In the generic form (no <i>mode</i> specified), the permute control consists of four 4-bit selection values. The bytes in the two source registers are numbered from 0 to 7: {b, a} = {{b7, b6, b5, b4}, {b3, b2, b1, b0}}. For each byte in							
	the target register	the target register, a 4-bit selection value is defined.							
		The 3 lsbs of the selection value specify which of the 8 source bytes should be moved into the target position. The msb defines if the byte value should							
	be moved into the be copied, or if th								
	bits of the target p			-		-			
	the literal value; n				-	Note that th	e sign e	extensio	'n
	is only performed	-	-						
	Thus, the four 4-b permute code.	oit values f	ully spe	cify	an arbitrary	byte permu	ite, as a	16b	
	default mode	d.b3		d.b	2	d.b1		d.b0	
		source se	lect	sou	rce select	source se	elect	source	e select
	index	c[15:12]		c[1	1:8]	c[7:4]	c[7:4] c[3		
	The more special (which is typically mode			er) to				r opera	d.b0
			<b>c[1:0]</b> 0		source	source	sourc		source
	f4e (forward 4 ex	f4e (forward 4 extract)			3 4	2	1		0
			1 2		5	4	3		2
			3		6	5	4		3
	b4e (backward 4	extract)	0		5	6	7		0
			1		6 7	7	0		1 2
			3		0	1	2		3
	rc8 (replicate 8)	0		0	0	0		0	
			1		1	1	1		1
			2		2 3	2 3	2		2 3
	ecl (edge clamp l	lamp left)			3	2	1		0
			1		3	2	1		0
			2		3	2	1		0
			3		3	2	1		0
	ecr (edge clamp i	0	0		0	0		0	
	co. (cugo ciamp	-81	1		1	1	1		
			1		1	1	1		0
			2		2	2	1 1 1		0
	rc16 (replicate 16		-				1		-
			2 3		2 3	2 2	1 1		0 0
			2 3 0		2 3 1	2 2 0	1 1 1		0 0 0
			2 3 0 1		2 3 1 3	2 2 0 2	1 1 1 3		0 0 0 2

Semantics	<pre>tmp64 = (b&lt;&lt;32)   a; // create 8 byte source if (! mode) {     ctl[0] = (c &gt;&gt; 0) &amp; 0xf;     ctl[1] = (c &gt;&gt; 4) &amp; 0xf;     ctl[2] = (c &gt;&gt; 8) &amp; 0xf;     ctl[2] = (c &gt;&gt; 8) &amp; 0xf;     ctl[3] = (c &gt;&gt; 12) &amp; 0xf; } else {     ctl[0] = ctl[1] = ctl[2] = ctl[3] = (c &gt;&gt; 0) &amp; 0x3; } tmp[07:00] = ReadByte( mode, ctl[0], tmp64 ); tmp[15:08] = ReadByte( mode, ctl[1], tmp64 ); tmp[23:16] = ReadByte( mode, ctl[2], tmp64 ); tmp[31:24] = ReadByte( mode, ctl[3], tmp64 );</pre>		
PTX ISA Notes	Introduced in PTX ISA version 2.0.		
Target ISA Notes	prmt requires sm_20 or later.		
Examples	prmt.b32 r1, r2, r3, r4; prmt.b32.f4e r1, r2, r3, r4;		

# 8.7.2. Floating-Point Instructions

Floating-point instructions operate on .f32 and .f64 register operands and constant immediate values. The floating-point instructions are:

testp
copysign
add
sub
mul
fma
mad
div
abs
neg
min
max
rcp
sqrt
rsqrt
sin
cos
lg2
ex2

The following table summarizes floating-point instructions in PTX.

Instruction	.rn	.rz	.rm	.rp	.ftz	.sat	Notes
{add,sub,mul}. <i>rnd</i> .f32	~	~	~	~	~	~	If no rounding modifier is specified, default is .rn and instructions may be folded into a multiply-add.
{add,sub,mul}. <i>rnd</i> .f64	$\checkmark$	$\checkmark$	>	~			If no rounding modifier is specified, default is .rn and instructions may be folded into a multiply-add.
mad.f32					$\checkmark$	~	.target sm_1x No rounding modifier.
{mad,fma}. <i>rnd</i> .f32	~	$\checkmark$	$\checkmark$	~	~	~	.target sm_20 mad.32 and fma.f32 are the same.
{mad,fma}. <i>rnd</i> .f64	$\checkmark$	$\checkmark$	$\checkmark$	~			mad.f64 and fma.f64 are the same.
div.full.f32					~		No rounding modifier.
{div,rcp,sqrt}.approx.f32					~		
{div,rcp,sqrt}.rnd.f32	~	~	~	~	~		.target sm_20
{div,rcp,sqrt}.rnd.f64	~	~	~	~			.target sm_20
{abs,neg,min,max}.f32	n/a	n/a	n/a	n/a	~		
{abs,neg,min,max}.f64	n/a	n/a	n/a	n/a			
rsqrt.approx.f32					$\checkmark$		
rsqrt.approx.f64							
{sin,cos,lg2,ex2}.approx.f32					$\checkmark$		

Instructions that support rounding modifiers are IEEE-754 compliant. Double-precision instructions support subnormal inputs and results. Single-precision instructions support subnormal inputs and results by default for sm\_20 targets and flush subnormal inputs and results to sign-preserving zero for sm\_1x targets. The optional .ftz modifier on single-precision instructions provides backward compatibility with sm\_1x targets by flushing subnormal inputs and results to sign-preserving zero regardless of the target architecture. Single-precision add, sub, mul, and mad support saturation of results to the range [0.0, 1.0], with NaNs being flushed to positive zero. NaN payloads are supported for double-precision instructions, but single-precision instructions return an unspecified NaN. Note that future implementations may support NaN payloads for single-precision instructions, so PTX programs should not rely on the specific single-precision NaNs being generated.

testp	Test floating-point property.				
Syntax	testp.op.type p, a	a; // result is .pred			
	<pre>.op = { .finite, .infinite,</pre>				
Description	testp tests common prope of 1 if True and 0 if False	erties of floating-point numbers and returns a predicate value			
	testp.finite	true if the input is not infinite or NaN			
	testp,infinite	true if the input is positive or negative infinity			
	testp,number true if the input is not NaN				
	testp.notanumber true if the input is NaN				
	testp.normal true if the input is a normal number (not NaN, not infinity).				
	testp.subnormal true if the input is a subnormal number (not NaN, not infinity)				
	As a special case, positive and negative zero are considered normal numbers.				
PTX ISA Notes	Introduced in PTX ISA version 2.0.				
Target ISA Notes	testp requires sm_20 or later.				
Examples	testp.notanumbe	er.f32 isnan, f0;			
	testp.infinite.	f64 p, X;			

### Table 47. Floating-Point Instructions: testp

## Table 48. Floating-Point Instructions: copysign

copysign	Copy sign of one input to another.
Syntax	copysign.type d, a, b;
	.type = { .f32, .f64 };
Description	Copy sign bit of <b>a</b> into value of <b>b</b> , and return the result as <b>d</b> .
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	copysign requires sm_20 or later.
Examples	copysign.f32 x, y, z;
	copysign.f64 A, B, C;

add	Add two values.
Syntax	<pre>add{.rnd}{.ftz}{.sat}.f32 d, a, b; add{.rnd}.f64 d, a, b; .rnd = { .rn, .rz, .rm, .rp };</pre>
Description	Performs addition and writes the resulting value into a destination register.
Semantics	d = a + b;
Notes	<ul> <li>Rounding modifiers (default is .rn):</li> <li>.rn mantissa LSB rounds to nearest even</li> <li>.rz mantissa LSB rounds towards zero</li> <li>.rm mantissa LSB rounds towards negative infinity</li> <li>.rp mantissa LSB rounds towards positive infinity</li> <li>Subnormal numbers:</li> <li>sm_20: By default, subnormal numbers are supported. add.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>sm_1x: add.f64 supports subnormal numbers. add.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>saturation modifier:</li> <li>. add.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.</li> <li>An add instruction with an explicit rounding modifier treated conservatively by the code optimizer. An add instruction with no rounding modifier defaults to round-to-nearest-even and may be optimized aggressively by the code optimizer. In particular, mul/add sequences with no rounding modifiers may be optimized to use fused-multiply-add instructions on the target device.</li> </ul>
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	add.f32 supported on all target architectures. add.f64 requires sm_13 or later.
	Rounding modifiers have the following target requirements:
	.rn, .rz available for all targets
	.rm, .rp for add.f64, requires sm_13 for add.f32, requires sm_20
Examples	<pre>@p add.rz.ftz.f32 f1,f2,f3;</pre>

# Table 49. Floating-Point Instructions: add

sub	Subtract one value from another.
Syntax	<pre>sub{.rnd}{.ftz}{.sat}.f32 d, a, b; sub{.rnd}.f64 d, a, b; .rnd = { .rn, .rz, .rm, .rp };</pre>
Description	Performs subtraction and writes the resulting value into a destination register.
Semantics	d = a - b;
Notes	Rounding modifiers (default is .rn): .rn mantissa LSB rounds to nearest even .rz mantissa LSB rounds towards zero .rm mantissa LSB rounds towards negative infinity .rp mantissa LSB rounds towards positive infinity Subnormal numbers: sm_20: By default, subnormal numbers are supported. sub.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.
	<ul> <li>sm_1x: sub.f64 supports subnormal numbers. sub.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>Saturation modifier: sub.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.</li> <li>A sub instruction with an explicit rounding modifier treated conservatively by the code optimizer. A sub instruction with no rounding modifier defaults to round-to-nearest-even and may be optimized aggressively by the code optimizer. In particular, mul/sub sequences with no rounding modifiers may be optimized to use fused-multiply-add instructions on the target device.</li> </ul>
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	sub.f32 supported on all target architectures.         sub.f64 requires sm_13 or later.         Rounding modifiers have the following target requirements:         .rn, .rz       available for all targets         .rm, .rp       for sub.f64, requires sm_13         for sub.f32, requires sm_20
Examples	<pre>sub.f32 c,a,b; sub.rn.ftz.f32 f1,f2,f3;</pre>

## Table 50. Floating-Point Instructions: sub

mul	Multiply two values.
Syntax	<pre>mul{.rnd}{.ftz}{.sat}.f32 d, a, b; mul{.rnd}.f64 d, a, b; .rnd = { .rn, .rz, .rm, .rp };</pre>
Description	Compute the product of two values.
Semantics	d = a * b;
Notes	For floating-point multiplication, all operands must be the same size. Rounding modifiers (default is .rn): .rn mantissa LSB rounds to nearest even .rz mantissa LSB rounds towards zero .rm mantissa LSB rounds towards negative infinity .rp mantissa LSB rounds towards positive infinity Subnormal numbers: sm_20: By default, subnormal numbers are supported. mul.ftz.f32 flushes subnormal inputs and results to sign-preserving zero. sm_1x: mul.f64 supports subnormal numbers. mul.f32 flushes subnormal inputs and results to sign-preserving zero. Saturation modifier: mul.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f. A mul instruction with an explicit rounding modifier treated conservatively by the code optimizer. A mul instruction with no rounding modifier defaults to round-to-nearest- even and may be optimized aggressively by the code optimizer. In particular, mul/add
	and <b>mul/sub</b> sequences with no rounding modifiers may be optimized to use fused- multiply-add instructions on the target device.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	<pre>mul.f32 supported on all target architectures. mul.f64 requires sm_13 or later.</pre>
	Rounding modifiers have the following target requirements:
	.rn, .rz available for all targets
	.rm, .rp for mul.f64, requires sm_13 for mul.f32, requires sm_20
Examples	<pre>mul.ftz.f32 circumf,radius,pi // a single-precision multiply</pre>

## Table 51. Floating-Point Instructions: mul

fma	Fused multiply-add.
Syntax	<pre>fma.rnd{.ftz}{.sat}.f32 d, a, b, c; fma.rnd.f64 d, a, b, c;</pre>
<b>D</b>	.rnd = { .rn, .rz, .rm, .rp };
Description	Performs a fused multiply-add with no loss of precision in the intermediate product and addition.
Semantics	d = a*b + c;
Notes	<ul> <li>fma.f32 computes the product of a and b to infinite precision and then adds c to this product, again in infinite precision. The resulting value is then rounded to single precision using the rounding mode specified by .rnd.</li> <li>fma.f64 computes the product of a and b to infinite precision and then adds c to this product, again in infinite precision. The resulting value is then rounded to double precision using the rounding mode specified by .rnd.</li> <li>fma.f64 is the same as mad.f64.</li> <li>Rounding modifiers (no default): <ul> <li>.rn mantissa LSB rounds to nearest even</li> <li>.rz mantissa LSB rounds towards zero</li> <li>.rm mantissa LSB rounds towards negative infinity</li> <li>.rp mantissa LSB rounds towards positive infinity</li> <li>.rg mantissa LSB rounds towards positive infinity</li> </ul> </li> </ul>
	fma.ftz.f32 flushes subnormal inputs and results to sign-preserving zero. <b>sm_1x:</b> fma.f64 supports subnormal numbers.
	fma.f32 is unimplemented in sm_1x.
	Saturation:
	fma.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.
PTX ISA Notes	fma.f64 introduced in PTX ISA version 1.4. fma.f32 introduced in PTX ISA version 2.0.
Target ISA Notes	fma.f32 requires sm_20 or later. fma.f64 requires sm_13 or later.
Examples	<pre>fma.rn.ftz.f32 w,x,y,z; @p fma.rn.f64 d,a,b,c;</pre>

## Table 52. Floating-Point Instructions: fma

# Table 53. Floating-Point Instructions: mad

mad	Multiply two values and add a third value.					
Syntax	<pre>mad{.ftz}{.sat}.f32 d, a, b, c; // .target sm_1x mad.rnd{.ftz}{.sat}.f32 d, a, b, c; // .target sm_20 mad.rnd.f64 d, a, b, c; // .target sm_13 and later .rnd = { .rn, .rz, .rm, .rp };</pre>					
Description	Multiplies two values and adds a third, and then writes the resulting value into a destination register.					
Semantics	$d = a \star b + c;$					
Notes	<ul> <li>For .target sm_20: mad.f32 computes the product of a and b to infinite precision and then adds c to this product, again in infinite precision. The resulting value is then rounded to single precision using the rounding mode specified by .<i>rnd</i>.</li> <li>mad.f64 computes the product of a and b to infinite precision and then adds c to</li> </ul>					
	this product, again in infinite precision. The resulting value is then rounded to double precision using the rounding mode specified by <i>.rnd</i> .					
	mad.{f32,f64} is the same as fma.{f32,f64}.					
	For .target sm_1x: mad.f32 computes the product of a and b at double precision, and then the mantissa is truncated to 23 bits, but the exponent is preserved. Note that this is different from computing the product with mul, where the mantissa can be rounded and the exponent will be clamped. The exception for mad.f32 is when c = +/-0.0, mad.f32 is identical to the result computed using separate mul and add instructions. When JIT-compiled for SM 2.0 devices, mad.f32 is implemented as a fused multiply-add (i.e., fma.rn.ftz.f32). In this case, mad.f32 can produce slightly different numeric results and backward compatibility is not guaranteed in this case.					
	<b>mad.f64</b> computes the product of <b>a</b> and <b>b</b> to infinite precision and then adds <b>c</b> to this product, again in infinite precision. The resulting value is then rounded to double precision using the rounding mode specified by <i>.rnd</i> . Unlike <b>mad.f32</b> , the treatment of subnormal inputs and output follows IEEE 754 standard.					
	mad.f64 is the same as fma.f64.					
	Rounding modifiers (no default): <b>.rn</b> mantissa LSB rounds to nearest even <b>.rz</b> mantissa LSB rounds towards zero <b>.rm</b> mantissa LSB rounds towards negative infinity <b>.rp</b> mantissa LSB rounds towards positive infinity					
	<ul> <li>Subnormal numbers:</li> <li>sm_20: By default, subnormal numbers are supported. mad.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>sm_1x: mad.f64 supports subnormal numbers. mad.f32 flushes subnormal inputs and results to sign-preserving zero.</li> </ul>					
	Saturation modifier: mad.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.					

PTX ISA Notes	Introduced in PTX ISA version 1.0.				
	In PTX ISA versions 1.4 and later, a rounding modifier is required for <b>mad.f64</b> . In PTX ISA versions 2.0 and later, a rounding modifier is required for <b>mad.f32</b> for <b>sm_20</b> targets. Legacy mad.f64 instructions having no rounding modifier will map to mad.rn.f64.				
Target ISA Notes	mad.f32 supported on all target architectures. mad.f64 requires sm_13 or later.				
	Rounding modifiers have the following target requirements: .rn,.rz,.rm,.rp for mad.f64, requires sm_13 .rn,.rz,.rm,.rp for mad.f32, requires sm_20				
Examples	<pre>@p mad.f32 d,a,b,c;</pre>				

div	Divide one value by another.					
Syntax	<pre>div.approx{.ftz}.f32 d, a, b; // fast, approximate divide div.full{.ftz}.f32 d, a, b; // full-range approximate divide div.rnd{.ftz}.f32 d, a, b; // IEEE 754 compliant rounding div.rnd.f64 d, a, b; // IEEE 754 compliant rounding</pre>					
<b>D</b>	.rnd = { .rn, .rz, .rm, .rp };					
Description	Divides <b>a</b> by <b>b</b> , stores result in <b>d</b> .					
Semantics	d = a / b;					
Notes	<ul> <li>Fast, approximate single-precision divides: div.approx.f32 implements a fast approximation to divide, computed as d = a * (1/b). For b in [2<sup>-126</sup>, 2<sup>126</sup>], the maximum ulp error is 2.</li> <li>div.full.f32 implements a relatively fast, full-range approximation that scales operands to achieve better accuracy, but is not fully IEEE 754 compliant and does not support rounding modifiers. The maximum ulp error is 2 across the full range of inputs.</li> </ul>					
	Subnormal inputs and results are flushed to sign-preserving zero. Fast, approximate division by zero creates a value of infinity (with same sign as <b>a</b> ).					
	Divide with IEEE 754 compliant rounding: Rounding modifiers (no default): .rn mantissa LSB rounds to nearest even .rz mantissa LSB rounds towards zero .rm mantissa LSB rounds towards negative infinity .rp mantissa LSB rounds towards positive infinity					
	Subnormal numbers:					
	<ul> <li>sm_20: By default, subnormal numbers are supported. div.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>sm_1x: div.f64 supports subnormal numbers. div.f32 flushes subnormal inputs and results to sign-preserving zero.</li> </ul>					
PTX ISA Notes	div.f32 and div.f64 introduced in PTX ISA version 1.0.					
	Explicit modifiers .approx, .full, .ftz, and rounding introduced in PTX ISA version 1.4.					
	For PTX ISA version 1.4 and later, one of .approx, .full, or <i>.rnd</i> is required. For PTX ISA versions 1.0 through 1.3, div.f32 defaults to div.approx.ftz.f32, and div.f64 defaults to div.rn.f64.					
Target ISA Notes	div.approx.f32 and div.full.f32 supported on all target architectures. div. <i>rnd</i> .f32 requires sm_20 or later. div.rn.f64 requires sm_13 or later. div.{rz,rm,rp}.f64 requires sm_20 or later.					
Examples	div.approx.ftz.f32 diam,circum,3.14159; div.full.ftz.f32 x, y, z; div.rn.f64 xd, yd, zd;					

## Table 54. Floating-Point Instructions: div

abs	Absolute value.					
Syntax	s{.ftz}.f32 d, a; s.f64 d, a;					
Description	Take the absolute value of <b>a</b> and store the result in <b>d</b> .					
Semantics	d =  a ;					
Notes	<ul> <li>Subnormal numbers:</li> <li>sm_20: By default, subnormal numbers are supported. abs.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>sm_1x: abs.f64 supports subnormal numbers. abs.f32 flushes subnormal inputs and results to sign-preserving zero.</li> <li>NaN inputs yield an unspecified NaN. Future implementations may comply with the IEEE 754 standard by preserving payload and modifying only the sign bit.</li> </ul>					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	abs.f32 supported on all target architectures. abs.f64 requires sm_13 or later.					
Examples	abs.ftz.f32 x,f0;					

### Table 55. Floating-Point Instructions: abs

### Table 56. Floating-Point Instructions: neg

neg	Arithmetic negate.					
Syntax	neg{.ftz}.f32 d, a; neg.f64 d, a;					
Description	Negate the sign of <b>a</b> and store the result in <b>d</b> .					
Semantics	d = -a;					
Notes	Subnormal numbers:         sm_20:       By default, subnormal numbers are supported. neg.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.         sm_1x:       neg.f64 supports subnormal numbers. neg.f32 flushes subnormal inputs and results to sign-preserving zero.         NaN inputs yield an unspecified NaN.       Future implementations may comply with the IEEE 754 standard by preserving payload and modifying only the sign bit.					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	neg.f32 supported on all target architectures. neg.f64 requires sm_13 or later.					
Examples	neg.ftz.f32 x,f0;					

min	Find the minimum of two values.				
Syntax	<pre>min{.ftz}.f32 d, a, b; min.f64 d, a, b;</pre>				
Description	Store the minimum of <b>a</b> and <b>b</b> in <b>d</b> .				
Semantics	<pre>if (isNaN(a) &amp;&amp; isNaN(b)) d = NaN; else if (isNaN(a)) d = b; else if (isNaN(b)) d = a; else d = (a &lt; b) ? a : b;</pre>				
Notes	Subnormal numbers: sm_20: By default, subnormal numbers are supported. min.ftz.f32 flushes subnormal inputs and results to sign-preserving zero. sm_1x: min.f64 supports subnormal numbers. min.f32 flushes subnormal inputs and results to sign-preserving zero.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	min.f32 supported on all target architectures. min.f64 requires sm_13 or later.				
Examples	<pre>@p min.ftz.f32 z,z,x; min.f64 a,b,c;</pre>				

### Table 57. Floating-Point Instructions: min

## Table 58. Floating-Point Instructions: max

max	Find the maximum of two values.				
Syntax	<pre>max{.ftz}.f32 d, a, b; max.f64 d, a, b;</pre>				
Description	Store the maximum of <b>a</b> and <b>b</b> in <b>d</b> .				
Semantics	<pre>if (isNaN(a) &amp;&amp; isNaN(b)) d = NaN; else if (isNaN(a)) d = b; else if (isNaN(b)) d = a; else d = (a &gt; b) ? a : b;</pre>				
Notes	Subnormal numbers: sm_20: By default, subnormal numbers are supported. max.ftz.f32 flushes subnormal inputs and results to sign-preserving zero. sm_1x: max.f64 supports subnormal numbers. max.f32 flushes subnormal inputs and results to sign-preserving zero.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	max.f32 supported on all target architectures. max.f64 requires sm_13 or later.				
Examples	<pre>max.ftz.f32 f0,f1,f2; max.f64 a,b,c;</pre>				

	Take the reciprocal of a value				
rcp	Take the reciprocal of a value.				
Syntax	<pre>rcp.approx{.ftz}.f32 d, a; // fast, approximate reciprocal rcp.rnd{.ftz}.f32 d, a; // IEEE 754 compliant rounding rcp.rnd.f64 d, a; // IEEE 754 compliant rounding .rnd = { .rn, .rz, .rm, .rp };</pre>				
Description	Compute 1/ <b>a</b> , store result in <b>d</b> .				
Semantics	d = 1 / a;				
Notes	<b>rcp.approx.f32</b> implements a fast approximation to reciprocal. The maximum absolute error is 2 <sup>-23.0</sup> over the range 1.0-2.0.				
	Input Result				
	-Inf -0.0				
	-subnormal -Inf				
	-0.0 -Inf				
	+0.0 +Inf				
	+subnormal +Inf				
	+lnf +0.0				
	NaN NaN				
PTX ISA Notes	Reciprocal with IEEE 754 compliant rounding:         Rounding modifiers (no default):         .rn mantissa LSB rounds to nearest even         .rz mantissa LSB rounds towards zero         .rm mantissa LSB rounds towards negative infinity         .rp mantissa LSB rounds towards positive infinity         Subnormal numbers:         sm_20:       By default, subnormal numbers are supported. rcp.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.         sm_1x:       rcp.fe4 supports subnormal numbers. rcp.f32 flushes subnormal inputs and results to sign-preserving zero.				
PTA ISA Notes	<ul> <li>rcp.f32 and rcp.f64 introduced in PTX ISA version 1.0. rcp.rn.f64 and explicit modifiers .approx and .ftz were introduced in PTX ISA version 1.4. General rounding modifiers were added in PTX ISA version 2.0.</li> <li>For PTX ISA version 1.4 and later, one of .approx or .rnd is required.</li> <li>For PTX ISA versions 1.0 through 1.3, rcp.f32 defaults to rcp.approx.ftz.f32, and rcp.f64 defaults to rcp.rn.f64.</li> </ul>				
Target ISA Notes	rcp.approx.f32 supported on all target architectures.				
	rcp.rnd.f32 requires sm_20 or later.				
	rcp.rn.f64 requires sm_13 or later. rcp.{rz,rm,rp}.f64 requires sm_20 or later.				
Examples	rcp.approx.ftz.f32 ri,r;				
	rcp.rn.ftz.f32 xi,x; rcp.rn.f64 xi,x;				

# Table 59.Floating-Point Instructions: rcp

Table 60.	Floating-Point Instructions:	sqrt
-----------	------------------------------	------

sqrt	Take the square root of a value.					
Syntax	<pre>sqrt.approx{.ftz}.f32 d, a; // fast, approximate square root sqrt.rnd{.ftz}.f32 d, a; // IEEE 754 compliant rounding sqrt.rnd.f64 d, a; // IEEE 754 compliant rounding .rnd = { .rn, .rz, .rm, .rp };</pre>					
Description	Compute sqrt(a); store in d.					
Semantics	<pre>d = sqrt(a);</pre>					
Notes	<b>sqrt.approx.f32</b> implements a fast approximation to square root. The maximum absolute error for sqrt.approx.f32 is TBD.					
	Input Result					
	-Inf NaN					
	-normal NaN					
	-subnormal -0.0					
	-0.0 -0.0					
	+0.0 +0.0					
	+subnormal +0.0					
	+Inf +Inf					
	NaN NaN					
	Square root with IEEE 754 compliant rounding:         Rounding modifiers (no default):         .rn mantissa LSB rounds to nearest even         .rz mantissa LSB rounds towards zero         .rm mantissa LSB rounds towards negative infinity         .rp mantissa LSB rounds towards positive infinity         .rp mantissa LSB rounds towards positive infinity         .rg mantissa LSB rounds towards positive infinity         .subnormal numbers:         sm_20:       By default, subnormal numbers are supported.         .sqrt.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.         sm_1x:       sqrt.f64 supports subnormal numbers.					
PTX ISA Notes	sqrt.f32 flushes subnormal inputs and results to sign-preserving zero. sqrt.f32 and sqrt.f64 introduced in PTX ISA version 1.0. sqrt.rn.f64 and explicit					
	sqrt.132 and sqrt.164 introduced in PTX ISA version 1.0. sqrt.rn.164 and explicit modifiers .approx and .ftz were introduced in PTX ISA version 1.4. General rounding modifiers were added in PTX ISA version 2.0.					
	For PTX ISA version 1.4 and later, one of .approx or . <i>rnd</i> is required. For PTX ISA versions 1.0 through 1.3, sqrt.f32 defaults to sqrt.approx.ftz.f32, and sqrt.f64 defaults to sqrt.rn.f64.					
Target ISA Notes	<pre>sqrt.approx.f32 supported on all target architectures. sqrt.rnd.f32 requires sm_20 or later. sqrt.rn.f64 requires sm_13 or later. sqrt.{rz,rm,rp}.f64 requires sm_20 or later.</pre>					
Examples	sqrt.approx.ftz.f32 r,x; sqrt.rn.ftz.f32 r,x; sqrt.rn.f64 r,x;					

rsqrt	Take the reciprocal of the square root of a value.				
Syntax	<pre>rsqrt.approx{.ftz}.f32 d, a; rsqrt.approx.f64 d, a;</pre>				
Description	Compute	e 1/sqrt(a); store	the result ir	n <b>d.</b>	
Semantics	d = 1/:	sqrt(a);			
Notes	rsqrt.ap	prox implemen	ts an approx	imation to the reciprocal square root.	
				_	
		Input	Result		
		-Inf	NaN	-	
		-normal	NaN		
		-subnormal	-Inf		
		-0.0	-Inf		
		+0.0	+Inf		
		+subnormal	+Inf		
		+Inf	+0.0		
		NaN	NaN		
	The maximum absolute error for rsqrt.f32 is 2 <sup>-22.4</sup> over the range 1.0-4.0. The maximum absolute error for rsqrt.f64 is TBD. Subnormal numbers: <b>sm_20:</b> By default, subnormal numbers are supported.				
			bnormal nurr	nbers are supported.	
		By default, sul		nbers are supported. mal inputs and results to sign-preserving zero.	
	sm_20:	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp	ishes subnor orts subnorm	mal inputs and results to sign-preserving zero.	
	sm_20: sm_1x:	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp rsqrt.f32 flush	ishes subnor orts subnorm es subnorma	mal inputs and results to sign-preserving zero. nal numbers.	
PTX ISA Notes	sm_20: sm_1x: Note tha	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp rsqrt.f32 flush t rsqrt.approx.fe and r <b>sqrt.f64</b>	ishes subnor orts subnorm es subnorma 64 is emulate were introduc	mal inputs and results to sign-preserving zero. nal numbers. al inputs and results to sign-preserving zero.	
PTX ISA Notes	sm_20: sm_1x: Note tha rsqrt.f32 .approx a For PTX For PTX	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp rsqrt.f32 flush t rsqrt.approx.f6 and r <b>sqrt.f64</b> and .ftz were int ISA version 1.4	ishes subnor orts subnorm es subnorma 64 is emulate were introduc roduced in F 4 and later, th .0 through 1.	mal inputs and results to sign-preserving zero. hal numbers. al inputs and results to sign-preserving zero. ed in software and are relatively slow. ced in PTX ISA version 1.0. Explicit modifiers PTX ISA version 1.4. he .approx modifier is required. 3, rsqrt.f32 defaults to rsqrt.approx.ftz.f32, and	
PTX ISA Notes Target ISA Notes	sm_20: sm_1x: Note tha rsqrt.f32 .approx a For PTX For PTX rsqrt.f64 rsqrt.f32	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp rsqrt.f32 flush t rsqrt.approx.f6 and r <b>sqrt.f64</b> and .ftz were int ISA version 1.4 ISA versions 1.4	shes subnor orts subnorm es subnorma 64 is emulate were introduc troduced in F and later, th 0 through 1. t.approx.f64. all target arcl	mal inputs and results to sign-preserving zero. hal numbers. al inputs and results to sign-preserving zero. ed in software and are relatively slow. ceed in PTX ISA version 1.0. Explicit modifiers PTX ISA version 1.4. he .approx modifier is required. 3, rsqrt.f32 defaults to rsqrt.approx.ftz.f32, and	
	sm_20: sm_1x: Note tha rsqrt.f32 .approx a For PTX For PTX rsqrt.f64 rsqrt.f32 rsqrt.f64	By default, sul rsqrt.ftz.f32 flu rsqrt.f64 supp rsqrt.f32 flush t rsqrt.approx.f6 and r <b>sqrt.f64</b> and .ftz were int ISA version 1.4 ISA versions 1 defaults to rsqr supported on a	shes subnor orts subnorm es subnorma 64 is emulate were introduc rroduced in F 4 and later, th 0 through 1. t.approx.f64. all target arcl <b>3</b> or later.	mal inputs and results to sign-preserving zero. hal numbers. al inputs and results to sign-preserving zero. ed in software and are relatively slow. ced in PTX ISA version 1.0. Explicit modifiers PTX ISA version 1.4. he .approx modifier is required. 3, rsqrt.f32 defaults to rsqrt.approx.ftz.f32, and hitectures.	

## Table 61. Floating-Point Instructions: rsqrt

sin	Find the sine of a value.					
Syntax	sin.app	prox{.ftz}.f	532 d, a;			
Description	Find the	sine of the ang	le <b>a</b> (in radiar	ns).		
Semantics	d = sin	n(a);				
Floating-Point Notes	sin.appr	ox.f32 impleme	ents a fast ap	pproximation to sine.		
		Input	Result			
		-Inf	NaN			
		-subnormal	-0.0			
		-0.0	-0.0			
		+0.0	+0.0			
		+subnormal	+0.0			
		+Inf	NaN			
		NaN	NaN			
	The maximum absolute error is 2 <sup>-20.9</sup> in quadrant 00.					
	Subnorm	al numbers:				
	sm_20: By default, subnormal numbers are supported. sin.ftz.f32 flushes subnormal inputs and results to sign-preserving zero.					
	<pre>sm_1x: Subnormal inputs and results to sign-preserving zero.</pre>					
PTX ISA Notes	<b>sin.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.					
	For PTX ISA version 1.4 and later, the .approx modifier is required. For PTX ISA versions 1.0 through 1.3, sin.f32 defaults to sin.approx.ftz.f32.					
Target ISA Notes	Supported on all target architectures.					
Examples	sin	sin.approx.ftz.f32 sa, a;				

## Table 62. Floating-Point Instructions: sin

cos	Find the	cosine of a valu	le.	
Syntax	<pre>cos.approx{.ftz}.f32 d, a;</pre>			
Description	Find the	cosine of the a	ngle <b>a</b> (in rad	ians).
Semantics	d = cos	s(a);		
Notes	cos.app	rox.f32 implem	ents a fast a	pproximation to cosine.
		Input	Result	
		-Inf	NaN	
		-subnormal	+1.0	
		-0.0	+1.0	
		+0.0	+1.0	
		+subnormal	+1.0	
		+Inf	NaN	
		NaN	NaN	
	The maximum absolute error is 2 <sup>-20.9</sup> in quadrant 00.			
	Subnormal numbers:			
	sm_20: By default, subnormal numbers are supported.			bers are supported.
				nal inputs and results to sign-preserving zero.
	sm_1x:	Subnormal inp	outs and resu	Ilts to sign-preserving zero.
PTX ISA Notes	<b>cos.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.			
	For PTX	ISA version 1.4	and later, th	ne .approx modifier is required.
				3, cos.f32 defaults to cos.approx.ftz.f32.
Target ISA Notes	Supporte	d on all target	architectures	
Examples	COS	.approx.ftz	.f32 ca,	a;

# Table 63. Floating-Point Instructions: cos

lg2	Find the base-2 logarithm of a value.			
Syntax	lg2.approx{.ftz}.f32 d, a;			
Description	Determir	ne the log <sub>2</sub> of <b>a</b> .		
Semantics	d = log	g(a) / log(2	2);	
Notes	lg2.appr	ox.f32 impleme	ents a fast ap	pproximation to $\log_2(\mathbf{a})$ .
		Input	Result	1
		-Inf	NaN	
		-subnormal	-Inf	
		-0.0	-Inf	
		+0.0	-Inf	
		+subnormal	-Inf	
		+Inf	+Inf	
		NaN	NaN	
	The maximum absolute error is 2 <sup>22.6</sup> for mantissa.			
	Subnormal numbers:			
	sm_20:	•		bers are supported. al inputs and results to sign-preserving zero.
	sm_1x:	Subnormal inp	outs and resu	ults to sign-preserving zero.
PTX ISA Notes	<b>Ig2.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.			
	For PTX ISA version 1.4 and later, the .approx modifier is required. For PTX ISA versions 1.0 through 1.3, lg2.f32 defaults to lg2.approx.ftz.f32.			
Target ISA Notes	Supported on all target architectures.			
Examples	lgź	2.approx.ftz	z.f32 la,	a;

# Table 64. Floating-Point Instructions: Ig2

ex2	Find the	base-2 expone	ntial of a valu	le.
Syntax	ex2.approx{.ftz}.f32 d, a;			
Description	Raise 2 t	to the power <b>a</b> .		
Semantics	d = 2 ′	`a;		
Notes	ex2.app	rox.f32 implem	ents a fast ap	pproximation to 2 <sup>ª</sup> .
		Input	Result	
		-Inf	+0.0	
		-subnormal	+1.0	
		-0.0	+1.0	
		+0.0	+1.0	
		+subnormal	+1.0	
		+Inf	+Inf	
		NaN	NaN	
	The maximum absolute error is $2^{-22.5}$ for fraction in the primary range.			
	Subnormal numbers:			
	sm_20:	By default, su	bnormal num	bers are supported.
		ex2.ftz.f32 flu	shes subnorn	nal inputs and results to sign-preserving zero.
	sm_1x:	Subnormal in	outs and resu	Its to sign-preserving zero.
PTX ISA Notes	<b>ex2.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.			
	For PTX ISA version 1.4 and later, the .approx modifier is required. For PTX ISA versions 1.0 through 1.3, ex2.f32 defaults to ex2.approx.ftz.f32.			
Target ISA Notes		ed on all target		
Examples		2.approx.ft		

# Table 65. Floating-Point Instructions: ex2

# 8.7.3. Comparison and Selection Instructions

The comparison select instructions are:

- set
- setp
- selp
- slct

As with single-precision floating-point instructions, the set, setp, and slct instructions support subnormal numbers for sm\_20 targets and flush single-precision subnormal inputs to sign-preserving zero for sm\_1x targets. The optional .ftz modifier provides backward compatibility with sm\_1x targets by flushing subnormal inputs and results to sign-preserving zero regardless of the target architecture.

# Table 66. Comparison and Selection Instructions: set

set	Compare two numeric values with a relational operator, and optionally combine this result with a predicate value by applying a Boolean operator.	
Syntax	<pre>set.CmpOp{.ftz}.dtype.stype d, a, b; set.CmpOp.BoolOp{.ftz}.dtype.stype d, a, b, {!}c; .dtype = { .u32, .s32, .f32 }; .stype = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64, .f32, .f64 };</pre>	
Description	Compares two numeric values and optionally combines the result with another predicate value by applying a Boolean operator. If this result is True, 1.0f is written for floating-point destination types, and 0xFFFFFFF is written for integer destination types. Otherwise, 0x00000000 is written. The comparison operator is a suffix on the instruction, and can be one of: eq, ne, lt, le, gt, ge, lo, ls, hi, hs equ, neu, ltu, leu, gtu, geu, num, nan The Boolean operator BoolOp(A,B) is one of: and, or, xor.	
Semantics	<pre>t = (a CmpOp b) ? 1 : 0; if (isFloat(dtype)) d = BoolOp(t, c) ? 1.0f : 0x00000000; else d = BoolOp(t, c) ? 0xFFFFFFFF : 0x00000000;</pre>	
Integer Notes	The signed and unsigned comparison operators are eq, ne, lt, le, gt, ge. For unsigned values, the comparison operators lo, ls, hi, and hs for lower, lower-or- same, higher, and higher-or-same may be used instead of lt, le, gt, ge, respectively. The untyped bit-size comparisons are eq and ne	
Floating Point Notes	The untyped, bit-size comparisons are eq and ne. The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false. To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts. If either operand is NaN, then the result of these comparisons is true. num returns true if both operands are numeric values (not NaN), and nan returns true if either operand is NaN. Subnormal numbers: sm_20: By default, subnormal numbers are supported. set.ftz. <i>dtype</i> .f32 flushes subnormal inputs to sign-preserving zero. sm_1x: set. <i>dtype</i> .f32 flushes subnormal numbers. set. <i>dtype</i> .f32 flushes subnormal inputs to sign-preserving zero. Modifier .ftz applies only to .f32 comparisons.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	set with .f64 source type requires sm_13.	
Examples	<pre>@p set.lt.and.f32.s32 d,a,b,r; set.eq.u32.u32 d,i,n;</pre>	

setp. CmpOp. BoolOp(.ftz}.type p[[q], a, b, {!}c;         .type = { .bl6, .b32, .b64,	setp	Compare two numeric values with a relational operator, and (optionally) combine this result with a predicate value by applying a Boolean operator.
Description       Compares two values and combines the result with another predicate value by applying a Boolean operator. This result is written to the first destination operand. A related value computed using the complement of the compare result is written to the second destination operand.         Applies to all numeric types. The destinations p and q must be .pred variables.         The comparison operator is a suffix on the instruction, and can be one of: eq. ne., lt., le., gt., ge., lo., ls., hi., hs equ., neu, ltu, leu, gtu, geu, num, nan         The Boolean operator BoolOp(A,B) is one of: and, or, xor.         Semantics       t = (a CmpOp b) ? 1 : 0; p = BoolOp(lt.c); q = BoolOp(lt.c); q = BoolOp(lt.c);         The signed and unsigned comparison operators are eq. ne., lt., le., gt., ge.         For unsigned values, the comparison operators lo., ls., hi, and hs for lower, lower-or-same, higher, and higher-or-same may be used instead of lt., le., gt., ge, respectively.         The untyped, bit-size comparisons are eq and ne.         Floating Point Notes         The ordered comparisons are eq., ne., lt., le., gt., ge. If either operand is NaN, the result is false.         To aid comparison operations in the presence of NaN values, unordered versions are included: equ., neu, ltu., leu, gtu, geu. If both operands are numeric values (not NaN), and nan returns true i either operand is NaN.         Subnormal numbers:       sm_20: By default, subnormal numbers are supported. seth.rt.chype.132 flushes subnormal inputs to sign-preserving zero.         Modifier .ftz applies only to .f32 comparisons.	Syntax	<pre>setp.CmpOp.BoolOp{.ftz}.type p[ q], a, b, {!}c; .type = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64,</pre>
p = BoolOp(t, c); q = BoolOp(!t, c);Integer NotesThe signed and unsigned comparison operators are eq, ne, lt, le, gt, ge. For unsigned values, the comparison operators lo, ls, hi, and hs for lower, lower- or-same, higher, and higher-or-same may be used instead of lt, le, gt, ge, respectively.The untyped, bit-size comparisons are eq and ne.Floating Point NotesThe ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false. To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts 	Description	Compares two values and combines the result with another predicate value by applying a Boolean operator. This result is written to the first destination operand. A related value computed using the complement of the compare result is written to the second destination operand. Applies to all numeric types. The destinations <b>p</b> and <b>q</b> must be . <b>pred</b> variables. The comparison operator is a suffix on the instruction, and can be one of: eq, ne, lt, le, gt, ge, lo, ls, hi, hs equ, neu, ltu, leu, gtu, geu, num, nan
For unsigned values, the comparison operators 1o, 1s, hi, and hs for lower, lower- or-same, higher, and higher-or-same may be used instead of 1t, 1e, gt, ge, respectively.         The untyped, bit-size comparisons are eq and ne.         Floating Point Notes         The ordered comparisons are eq, ne, 1t, 1e, gt, ge. If either operand is NaN, the result is false.         To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, 1tu, 1eu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts If either operand is NaN, then the result of these comparisons is true.         num returns true if both operands are numeric values (not NaN), and nan returns true i either operand is NaN.         Subnormal numbers:         sm_20:       By default, subnormal numbers are supported. setp.ftz.dtype.f32 flushes subnormal inputs to sign-preserving zero.         sm_1x:       setp.dtype.f32 flushes subnormal numbers. setp.dtype.f32 flushes subnormal inputs to sign-preserving zero.	Semantics	<pre>p = BoolOp(t, c);</pre>
Floating Point Notes       The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false.         To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts If either operand is NaN, then the result of these comparisons is true.         num returns true if both operands are numeric values (not NaN), and nan returns true i either operand is NaN.         Subnormal numbers:         sm_20:       By default, subnormal numbers are supported. setp.ftz.dtype.f32 flushes subnormal inputs to sign-preserving zero.         sm_1x:       setp.dtype.f32 flushes subnormal numbers. setp.dtype.f32 flushes subnormal numbers.         Modifier .ftz applies only to .f32 comparisons.	Integer Notes	For unsigned values, the comparison operators <code>lo, ls, hi</code> , and <code>hs</code> for lower, lower- or-same, higher, and higher-or-same may be used instead of <code>lt, le, gt, ge, respectively.</code>
	Floating Point Notes	The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false. To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts. If either operand is NaN, then the result of these comparisons is true. num returns true if both operands are numeric values (not NaN), and nan returns true if either operand is NaN. Subnormal numbers: <b>sm_20:</b> By default, subnormal numbers are supported. setp.ftz.dtype.f32 flushes subnormal inputs to sign-preserving zero. <b>sm_1x:</b> setp.dtype.f32 flushes subnormal inputs to sign-preserving zero.
	PTX ISA Notes	

setp with .f64 source type requires sm\_13 or later.

p,i,n;

setp.lt.and.s32 p|q,a,b,r;

@q setp.eq.u32

# Table 67. Comparison and Selection Instructions: setp

**Target ISA Notes** 

Examples

selp	Select between source operands, based on the value of the predicate source operand.			
Syntax	selp. <i>type</i> d, a, b, c;			
	.type = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64, .f32, .f64 };			
Description	Conditional selection. If <b>c</b> is True, <b>a</b> is stored in <b>d</b> , <b>b</b> otherwise. Operands <b>d</b> , <b>a</b> , and <b>b</b> must be of the same type. Operand <b>c</b> is a predicate.			
Semantics	d = (c == 1) ? a : b;			
PTX ISA Notes	Introduced in PTX ISA version 1.0.			
Target ISA Notes	selp.f64 requires sm_13 or later.			
Examples	selp.s32 r0,r,g,p; @q selp.f32 f0,t,x,xp;			

# Table 68. Comparison and Selection Instructions: selp

Table 69.	Comparison	and Selection	Instructions:	slct

sict	Select one source operand, based on the sign of the third operand.		
Syntax	<pre>slct.dtype.s32 d, a, b, c; slct{.ftz}.dtype.f32 d, a, b, c; .dtype = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64, .f32, .f64 };</pre>		
Description	Conditional selection. If $c \ge 0$ , <b>a</b> is stored in <b>d</b> , otherwise <b>b</b> is stored in <b>d</b> . Operands <b>d</b> , <b>a</b> , and <b>b</b> are treated as a <b>bitsize</b> type of the same width as the first instruction type; operand <b>c</b> must match the second instruction type. The selected input is copied to the output without modification.		
Semantics	$d = (c \ge 0)$ ? $a : b;$		
Floating Point Notes	For <b>.f32</b> comparisons, negative zero equals zero.		
	Subnormal numbers:		
	sm_20: By default, subnormal numbers are supported. slct.ftz.dtype.f32 flushes subnormal values of operand c to sign-preserving zero, and operand a is selected.		
	<pre>sm_1x: slct.dtype.f32 flushes subnormal values of operand c to sign-preserving zero, and operand a is selected.</pre>		
	Modifier .ftz applies only to .f32 comparisons.		
	If operand ${f c}$ is NaN, the comparison is unordered and operand ${f b}$ is selected.		
PTX ISA Notes	Introduced in PTX ISA version 1.0.		
Target ISA Notes	slct.f64 requires sm_13 or later.		
Examples	slct.u32.s32 x, y, z, val; slct.ftz.u64.f32 A, B, C, fval;		

# 8.7.4. Logic and Shift Instructions

The logic and shift instructions are fundamentally untyped, performing bit-wise operations on operands of any type, provided the operands are of the same size. This permits bit-wise operations on floating point values without having to define a union to access the bits. Instructions and, or, xor, and not also operate on predicates.

The logical shift instructions are:

- and
- 🗆 or
- 🛛 xor
- 🗆 not
- cnot
- 🗆 shl
- 🗅 shr

and	Bitwise AND.
Syntax	and.type d, a, b;
	.type = { .pred, .b16, .b32, .b64 };
Description	Compute the bit-wise <b>and</b> operation for the bits in <b>a</b> and <b>b</b> .
Semantics	d = a & b;
Notes	The size of the operands must match, but not necessarily the type. Allowed types include predicate registers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	and.b32 x,q,r;
	and.b32 sign,fpvalue,0x80000000;

# Table 70. Logic and Shift Instructions: and

# Table 71. Logic and Shift Instructions: or

or	Bitwise <b>OR</b> .
Syntax	or.type d, a, b;
	.type = { .pred, .b16, .b32, .b64 };
Description	Compute the bit-wise <b>or</b> operation for the bits in <b>a</b> and <b>b</b> .
Semantics	d = a   b;
Notes	The size of the operands must match, but not necessarily the type.
	Allowed types include predicate registers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	or.b32 mask mask,0x00010001
	or.pred p,q,r;

xor	Bitwise exclusive- <b>OR</b> (inequality).
Syntax	xor.type d, a, b;
	.type = { .pred, .b16, .b32, .b64 };
Description	Compute the bit-wise <b>exclusive-or</b> operation for the bits in <b>a</b> and <b>b</b> .
Semantics	d = a ^ b;
Notes	The size of the operands must match, but not necessarily the type. Allowed types include predicate registers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	xor.b32 d,q,r; xor.b16 d,x,0x0001;

# Table 72. Logic and Shift Instructions: xor

#### Table 73. Logic and Shift Instructions: not

not	Bitwise negation; one's complement.
Syntax	not. <i>type</i> d, a;
	.type = { .pred, .b16, .b32, .b64 };
Description	Invert the bits in <b>a</b> .
Semantics	d = ~a;
Notes	The size of the operands must match, but not necessarily the type. Allowed types include predicates.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	not.b32 mask,mask; not.pred p,q;

# Table 74. Logic and Shift Instructions: cnot

cnot	C/C++ style logical negation.	
Syntax	cnot.type d, a;	
	.type = { .b16, .b32, .b64 };	
Description	Compute the logical negation using C/C++ semantics.	
Semantics	d = (a==0) ? 1 : 0;	
Notes	The size of the operands must match, but not necessarily the type.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	cnot.b32 d,a;	

shl	Shift bits left, zero-fill on right.	
Syntax	shl.type d, a, b;	
	.type = { .b16, .b32, .b64 };	
Description	Shift a left by the amount specified by unsigned 32-bit value in b.	
Semantics	d = a << b;	
Notes	Shift amounts greater than the register width N are clamped to N.	
	The sizes of the destination and first source operand must match, but not necessarily the type. The <b>b</b> operand must be a 32-bit value, regardless of the instruction type.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	shl.b32 q,a,2;	

# Table 75. Logic and Shift Instructions: shl

# Table 76. Logic and Shift Instructions: shr

shr	Shift bits right, sign or zero fill on left.	
Syntax	shr.type d, a, b;	
	.type = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64 };	
Description	Shift <b>a</b> right by the amount specified by unsigned 32-bit value in <b>b</b> . Signed shifts fill with the sign bit, unsigned and untyped shifts fill with 0.	
Semantics	d = a >> b;	
Notes	Shift amounts greater than the register width <b>N</b> are clamped to <b>N</b> . The sizes of the destination and first source operand must match, but not necessarily the type. The <b>b</b> operand must be a 32-bit value, regardless of the instruction type. Bit-size types are included for symmetry with SHL.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	shr.u16 c,a,2; shr.s32 i,i,1; shr.b16 k,i,j;	

# 8.7.5. Data Movement and Conversion Instructions

These instructions copy data from place to place, and from state space to state space, possibly converting it from one format to another. mov, ld, ldu, and st operate on both scalar and vector types. The isspacep instruction is provided to query whether a generic address falls within a particular state space window. The cvta instruction converts addresses between generic and global, local, or shared state spaces.

Instructions ld, st, suld, and sust support optional cache operations.

The Data Movement and Conversion Instructions are:

- 🗆 mov
- 🗆 ld
- 🛛 ldu
- 🗆 st
- prefetch, prefetchu
- isspacep
- cvta
- 🗅 cvt

### 8.7.5.1. Cache Operators

PTX 2.0 introduces optional cache operators on load and store instructions. The cache operators require a target architecture of sm\_20 or later. For sm\_20 and later, the cache operators have the following definitions and behavior.

#### Table 77. Cache Operators for Memory Load Instructions

Operator	Meaning
.ca	Cache at all levels, likely to be accessed again.
	The default load instruction cache operation is <b>Id.ca</b> , which allocates cache lines in all levels (L1 and L2) with normal eviction policy. Global data is coherent at the L2 level, but multiple L1 caches are not coherent for global data. If one thread stores to global memory via one L1 cache, and a second thread loads that address via a second L1 cache with Id.ca, the second thread may get stale L1 cache data, rather than the data stored by the first thread. The driver must invalidate global L1 cache lines between dependent grids of parallel threads. Stores by the first grid program are then correctly fetched by the second grid program issuing default Id.ca loads cached in L1.
.cg	Cache at global level (cache in L2 and below, not L1).
	Use <b>Id.cg</b> to cache loads only globally, bypassing the L1 cache, and cache only in the L2 cache. As a result of this request, any existing cache lines that match the requested address in L1 will be evicted.
.cs	Cache streaming, likely to be accessed once.
	The <b>Id.cs</b> load cached streaming operation allocates global lines with evict-first policy in L1 and L2 to limit cache pollution by temporary streaming data that may be accessed once or twice. When Id.cs is applied to a Local window address, it performs the Id.lu operation.
.lu	Last use.
	The <b>Id.lu</b> load last use operation, when applied to a local address, invalidates (discards) the local L1 line following the load, if the line is fully covered. The compiler / programmer may use ld.lu when restoring spilled registers and popping function stack frames to avoid needless write-backs of lines that will not be used again. The ld.lu instruction performs a load cached streaming operation (ld.cs) on global addresses.
.cv	Cache as volatile (consider cached system memory lines stale, fetch again).
	The <b>Id.cv</b> load cached volatile operation applied to a global System Memory address invalidates (discards) a matching L2 line and re-fetches the line on each new load, to allow the thread program to poll a SysMem location written by the CPU. A ld.cv to a frame buffer DRAM address is the same as ld.cs, evict-first.

Operator	Meaning
.wb	Cache write-back all coherent levels.
	The default store instruction cache operation is <b>st.wb</b> , which writes back cache lines of coherent cache levels with normal eviction policy. Data stored to local per-thread memory is cached in L1 and L2 with write-back. However, sm_20 does NOT cache global store data in L1 because multiple L1 caches are not coherent for global data. Global stores bypass L1, and discard any L1 lines that match, regardless of the cache operation. Future GPUs may have globally-coherent L1 caches, in which case st.wb could write-back global store data from L1.
	If one thread stores to global memory, bypassing its L1 cache, and a second thread in a different SM later loads from that address via a different L1 cache with Id.ca, the second thread may get a hit on stale L1 cache data, rather than get the data from L2 or memory stored by the first thread.
	The driver must invalidate global L1 cache lines between dependent grids of thread arrays. Stores by the first grid program are then correctly missed in L1 and fetched by the second grid program issuing default Id.ca loads.
.cg	Cache at global level (cache in L2 and below, not L1).
	Use <b>st.cg</b> to cache global store data only globally, bypassing the L1 cache, and cache only in the L2 cache. In sm_20, st.cg is the same as st.wb for global data, but st.cg to local memory uses the L1 cache, and marks local L1 lines evict-first.
.cs	Cache streaming, likely to be accessed once.
	The <b>st.cs</b> store cached-streaming operation allocates cache lines with evict-first policy in L2 (and L1 if Local) to limit cache pollution by streaming output data.
.wt	Cache write-through (to system memory).
	The <b>st.wt</b> store write-through operation applied to a global System Memory address writes through the L2 cache, to allow a CPU program to poll a SysMem location written by the GPU with st.wt. Addresses not in System Memory use normal write-back.

# Table 78. Cache Operators for Memory Store Instructions

#### Table 79. Data Movement and Conversion Instructions: mov

mov	Set a register variable with the value of a register variable or an immediate value. Take the non-generic address of a variable in global, local, or shared state space.		
Syntax	<pre>mov.type d, a; mov.type d, sreg; mov.type d, avar;</pre>		
Description	Write register <b>d</b> with the value of <b>a</b> .		
	Operand <b>a</b> may be a register, special register, immediate, variable in an addressable memory space, label, or function name.		
	For variables declared in .const, .global, .local, and .shared state spaces, mov places the non-generic address of the variable (i.e., the address of the variable in its state space) into the destination register. The generic address of a variable in global, local, or shared state space may be generated by first taking the address within the state space with mov and then converting it to a generic address using the cvta instruction; alternately, the generic address of a variable declared in global, local, or shared state space may be taken directly using the cvta instruction. Note that if the address of a device function parameter is moved to a register, the parameter will be copied onto the stack and the address will be in the local state		
Semantics	<pre>space. d = a; d = sreg; d = sreg; d = &amp;avar // address is non-generic; i.e., within the variable's declared state space d = &amp;label</pre>		
Notes	Although only predicate and bit-size types are required, we include the arithmetic types for the programmer's convenience: their use enhances program readability and allows additional type checking.		
PTX ISA Notes	Introduced in PTX ISA version 1.0.		
Target ISA Notes	mov.f64 requires sm_13 or later.		
Examples	<pre>mov.f32 d,a; mov.u16 u,v; mov.f32 k,0.1; mov.u32 ptr, A; // move address of A into ptr mov.u32 ptr, A[5]; // move address of A[5] into ptr mov.u32 addr, myFunc; // get address of myFunc</pre>		

Table 80.	Data Movement and Conversion Instructions: m	າວບ
-----------	--	-----

mov	Move vector-to-scalar (pack) or scalar-to-vector (unpack).		
Syntax	mov.type d, a;		
	.type = { .b16, .b32, .b64 };		
Description	Write scalar register <b>d</b> with the packed value of <b>d</b> with the unpacked values from scalar register		
	For bit-size types, mov may be used to pack vector elements into a scalar register or unpack sub-fields of a scalar register into a vector. Both the overall size of the vector and the size of the scalar must match the size of the instruction type.		
Semantics	$ \begin{aligned} d &= a.x \mid (a.y << 8) \\ d &= a.x \mid (a.y << 8) \mid (a.z << 16) \mid (a.w << 24) \\ d &= a.x \mid (a.y << 16) \\ d &= a.x \mid (a.y << 16) \mid (a.z << 32) \mid (a.w << 48) \\ d &= a.x \mid (a.y << 32) \\ \\ \{ d.x, d.y \} &= \{ a[07], a[815] \} \\ \{ d.x, d.y, d.z, d.w \} &= \\ & \{ a[07], a[815], a[1623], a[2431] \} \\ \\ \{ d.x, d.y, d.z, d.w \} &= \end{aligned} $	<pre>// pack two 8-bit elements into .b16 // pack four 8-bit elements into .b32 // pack two 16-bit elements into .b32 // pack four 16-bit elements into .b64 // pack two 32-bit elements into .b64 // unpack 8-bit elements from .b16 // unpack 8-bit elements from .b32 // unpack 16-bit elements from .b32</pre>	
	{ d.x, d.y, d.2, d.w } = { a[015], a[1631], a[3247], a[4863] } // unpack 16-bit elements from .b64 { d.x, d.y } = { a[031], a[3263] } // unpack 32-bit elements from .b64		
PTX ISA Notes	$\{u, x, u, y\} = \{u[u, s_1], u[u, s_2], u[u, s_2]\}$ Introduced in PTX ISA version 1.0.		
Target ISA Notes	Supported on all target architectures.		
Examples	<pre>mov.b32 %r1,{a,b}; // a,b h mov.b64 {lo,hi}, %x; // %x is mov.b32 %r1,{x,y,z,w}; // x,y,z mov.b32 {r,q,b,a},%r1; // r,q,b</pre>	s a double; lo,hi are .u32 z,w have type .b8	

ld	Load a register variable from an addressable state space variable.		
Syntax	ld{.ss}{.cop}.typed, [a];// load from addressld{.ss}{.cop}.vec.typed, [a];// vector load from addr		
	<pre>ld.volatile{.ss}.type d, [a]; // load from address ld.volatile{.ss}.vec.type d, [a]; // vector load from addr</pre>		
	.ss = { .const, .global, .local, // state space .param, .shared };		
	.cop = { .ca, .cg, .cs, .lu, .cv }; // cache operation .vec = { .v2, .v4 };		
	.type = { .b8, .b16, .b32, .b64, .u8, .u16, .u32, .u64, .s8, .s16, .s32, .s64, .f32, .f64 };		
<b>Description</b> Load register variable <b>d</b> from the location specified by the source address of specified state space. If no state space is given, perform the load using get addressing. In generic addressing, an address maps to global memory unle within the local memory window or the shared memory window. Within these an address maps to the corresponding location in local or shared memory, address formed by subtracting the window base from the generic address to offset in the implied state space.			
	The addressable operand a is one of:		
	[avar] the name of an addressable variable var,		
	[areg] an integer or bit-size type register reg containing a byte address,		
	[areg+immOff] a sum of register reg containing a byte address plus a constant intege byte offset (signed, 32-bit), or		
	[immAddr] an immediate absolute byte address (unsigned, 32-bit).		
	The address must be naturally aligned to a multiple of the access size. If an add not properly aligned, the resulting behavior is undefined; i.e., the access may pro- by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.		
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.		
	The .const space suffix may have an optional bank number to indicate constant banks other than bank zero.		
	<b>Id.volatile</b> may be used with <b>.global</b> and <b>.shared</b> spaces to inhibit optimization of references to volatile memory. This may be used, for example, to enforce sequential consistency between threads accessing shared memory. Generic addressing may be used with <b>Id.volatile</b> . Cache operations are not permitted with <b>Id.volatile</b> .		
Semantics	d = a; // named variable a		
	<pre>d = *a; // register d = *(a+immOff); // register-plus-offset</pre>		
	<pre>d = *(a+immOff); // register-plus-offset d = *(immAddr); // immediate address</pre>		
Notes	Destination <b>d</b> must be in the <b>.reg</b> state space.		
	A destination register wider than the specified type may be used. The value loaded is sign-extended to the destination register width for signed integers, and is zero-extended to the destination register width for unsigned and bit-size types. .f16 data may be loaded using Id.b16, and then converted to .f32 or .f64 using cvt.		
PTX ISA Notes	Id introduced in PTX ISA version 1.0. Id.volatile introduced in PTX ISA version 1.1. Generic addressing and cache operations introduced in PTX ISA 2.0.		

# Table 81. Data Movement and Conversion Instructions: Id

Target ISA Notes	Id.f64 requires sm_13 or later. Generic addressing requires sm_20 or later. Cache operations require sm_20 or later.	
Examples	ld.global.f32 d,[a];	
	ld.shared.v4.b32 Q,[p];	
	ld.const.s32 d,[p+4];	
	<pre>ld.local.b32 x,[p+-8]; // negative offset</pre>	
	<pre>ld.const[4].b32 %r,[buffer+64]; // access incomplete array</pre>	
	ld.local.b64 x,[240]; // immediate address	
	ld.global.b16 %r,[fs]; // load .f16 data into 32-bit reg	
	cvt.f32.f16 %r,%r; // up-convert f16 data to f32	

# Idu Load read-only data from an address that is common across threads in the warp. Syntax Idu{.ss}.type d, [a]; // load from address Idu{.ss}.vec.type d, [a]; // vec load from address .ss = { .global }; // state space .vec = { .v2, .v4 }; .vec .vec = { .v2, .v4 }; .vec

#### Table 82. Data Movement and Conversion Instructions: Idu

	.ss = { .q			
	.vec = { .v			
		b8, .b16, .b32, .b64,		
		.u8, .u16, .u32, .u64, .s8, .s16, .s32, .s64,		
		.532, .510, .532, .504, .f32, .f64 };		
<b>D</b>				
Description	Load <i>read-only</i> data into register variable <b>d</b> from the location specified by the source address operand <b>a</b> in the global state space, where the address is guaranteed to be the same across all threads in the warp. If no state space is given, perform the load using generic addressing. In generic addressing, an address maps to global memory unless it falls within the local memory window or the shared memory window. Within these windows, an address maps to the corresponding location in local or shared memory, i.e. to the address formed by subtracting the window base from the generic address to form the offset in the implied state space. For <b>Idu</b> , only generic addresses that map to global memory are legal.			
	The addressabl	e operand <b>a</b> is one of:		
	[avar]	the name of an addressable variable var.		
	[areg]	a register reg containing a byte address,		
		[areg+immOff] a sum of register reg containing a byte address plus a constant integer byte offset (signed, 32-bit), or		
	[immAddr] an immediate absolute byte address (unsigned, 32-bit).			
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault. The data at the specified address must be read-only. The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space			
	address width for the target architecture.			
		ining an address may be declared as a bit-size type or integer type.		
Semantics	d = a;	// named variable a		
	d = *a;	// register		
		Off); // register-plus-offset		
	d = *(immAdd)	dr); // immediate address		
Notes	Destination <b>d</b> must be in the <b>.reg</b> state space.			
	A destination register wider than the specified type may be used. The value loaded is sign-extended to the destination register width for signed integers, and is zero-extended to the destination register width for unsigned and bit-size types. .f16 data may be loaded using Idu.b16, and then converted to .f32 or .f64 using cvt.			
PTX ISA Notes	Introduced in P	TX ISA version 2.0.		
Target ISA Notes	Idu.f64 requires sm_13 or later.			
Examples	ldu.gloł	pal.f32 d,[a];		
	-	pal.b32 d, [p+4];		
	-	pal.v4.f32 Q,[p];		
1		~, <u>~</u> 1 <i>1 1</i>		

st	Store a register variable to an addressable state space variable.		
Syntax	<pre>st{.ss}{.cop}.type [a], b; // store to address st{.ss}{.cop}.vec.type [a], b; // vector store to addr</pre>		
	<pre>st.volatile{.ss}.type [a], b; // store to address st.volatile{.ss}.vec.type [a], b; // vector store to addr</pre>		
	<pre>.ss = {.global, .local, .shared }; // state space .cop = { .wb, .cg, .cs, .wt }; // cache operation .vec = { .v2, .v4 }; .type = { .b8, .b16, .b32, .b64,</pre>		
Description	Store the value of register variable <b>b</b> in the location specified by the destination address operand <b>a</b> in specified state space. If no state space is given, perform the store using generic addressing. In generic addressing, an address maps to global memory unless it falls within the local memory window or the shared memory window. Within these windows, an address maps to the corresponding location in local or shared memory, i.e. to the address formed by subtracting the window base from the generic address to form the offset in the implied state space.		
	The addressable operand <b>a</b> is one of:		
	[var] the name of an addressable variable var,		
	[reg] an integer or bit-size type register reg containing a byte address,		
	[reg+immOff] a sum of register reg containing a byte address plus a constant integer byte offset (signed, 32-bit), or		
	[immAddr] an immediate absolute byte address (unsigned, 32-bit).		
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.		
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.		
	<b>st.volatile</b> may be used with <b>.global</b> and <b>.shared</b> spaces to inhibit optimization of references to volatile memory. This may be used, for example, to enforce sequential consistency between threads accessing shared memory. Generic addressing may be used with <b>st.volatile</b> . Cache operations are not permitted with <b>st.volatile</b> .		
Semantics	<pre>d = a; // named variable d *d = a; // register *(d+immOffset) = a; // register-plus-offset *(immAddr) = a; // immediate address</pre>		
Notes	Operand <b>b</b> must be in the <b>.reg</b> state space. A source register wider than the specified type may be used. The lower <b>n</b> bits corresponding to the instruction-type width are stored to memory. <b>.f16</b> data resulting from a <b>cvt</b> instruction may be stored using <b>st.b16</b> .		
PTX ISA Notes	<b>st</b> introduced in PTX ISA version 1.0. <b>st.volatile</b> introduced in PTX ISA version 1.1. Generic addressing and cache operations introduced in PTX ISA 2.0.		
Target ISA Notes	st.f64 requires sm_13 or later.         Generic addressing requires sm_20 or later.		
	Cache operations require <b>sm_20</b> or later.		

#### Table 83. Data Movement and Conversion Instructions: st

Examples	st.global.v4.s32	[q+4],a; [p],Q;
	st.local.b32	[q+-8],a; // negative offset
	st.local.s32	<pre>[100],r7; // immediate address</pre>
	cvt.f16.f32	%r,%r; // %r is 32-bit register
	st.b16	[fs],%r; // store lower 16 bits

Table 84.	Data Movement and Conversion Instructions:
	prefetch, prefetchu

prefetch	Prefetch line containing generic address at specified level of memory hierarchy, in specified state space.		
prefetchu			
Syntax	prefetch{.s	<pre>pace}.level [a]; // prefetch to data cache</pre>	
	prefetchu.L	1 [a]; // prefetch to uniform cache	
	ann an 1	.global, .local };	
	.level = {		
Description	The <b>prefetch</b> instruction brings the cache line containing the specified address in global or local memory state space into the specified cache level. If no state space is given, the prefetch uses generic addressing. In generic addressing, an address maps to global memory unless it falls within the local memory window or the shared memory window. Within these windows, an address maps to the corresponding location in local or shared memory, i.e. to the address formed by subtracting the window base from the generic address to form the offset in the implied state space. The <b>prefetchu</b> instruction brings the cache line containing the specified generic address into the specified uniform cache level.		
	The addressab	le operand <b>a</b> is one of:	
	[var]	the name of an addressable variable <b>var</b> ,	
	[reg] a register reg containing a byte address,		
	[reg+immOff]	a sum of register <b>reg</b> containing a byte address plus a constant integer byte offset (signed, 32-bit), or	
	[immAddr]	an immediate absolute byte address (unsigned, 32-bit).	
	specified width	ze may be either 32-bit or 64-bit. Addresses are zero-extended to the as needed, and truncated if the register width exceeds the state space for the target architecture.	
	A prefetch to a shared memory location performs no operation.		
		the uniform cache requires a generic address, and no operation occurs naps to a local or shared memory location.	
PTX ISA Notes	Introduced in P	TX ISA version 2.0.	
Target ISA Notes	prefetch and p	prefetch and prefetchu require sm_20 or later.	
Examples	prefetc	h.global.L1 [ptr];	
	prefetc	hu.L1 [addr];	

#### isspacep Query whether a generic address falls within a specified state space window. Syntax isspacep.*space* p, a; // result is .pred .space = { .global, .local, .shared }; Description Write register **p** with 1 if generic address **a** falls within the specified state space window and with 0 otherwise. The destination register must be of type .pred. The source address operand must be a register of type .u32 or .u64. PTX ISA Notes Introduced in PTX ISA version 2.0. **Target ISA Notes** isspacep requires sm\_20 or later. isspacep.global isglbl, gptr; Examples islcl, lptr; isspacep.local isspacep.shared isshrd, sptr;

#### Table 85. Data Movement and Conversion Instructions: isspacep

#### Table 86. Data Movement and Conversion Instructions: cvta

cvta	Convert address from global, local, or shared state space to generic, or vice-versa. Take the generic address of a variable declared in global, local, or shared state space.	
Syntax	<pre>cvta.space.size p, a; // convert to generic address cvta.space.size p, var; // get generic address of var cvta.to.space.size p, a; // convert generic address to global,</pre>	
	// local, or shared address	
	<pre>.space = { .global, .local, .shared }; .size = { .u32, .u64 };</pre>	
Description	Convert a global, local, or shared address to a generic address, or vice-versa. The source and destination addresses must be the same size. Use cvt.u32.u64 or cvt.u64.u32 to truncate or zero-extend addresses. For variables declared in global, local, or shared state space, the generic address of	
	the variable may be taken using cvta.	
	When converting a generic address into a global, local, or shared address, the resulting address is undefined in cases where the generic address does not fall within the address window of the specified state space. A program may use isspacep to guard against such incorrect behavior.	
PTX ISA Notes	Introduced in PTX ISA version 2.0.	
Target ISA Notes	cvta requires sm_20 or later.	
Examples	<pre>cvta.local.u32 gptr,lptr; cvta.shared.u32 p, svar; // get generic address of svar cvta.to.global.u32 p,genptr;</pre>	

cvt	Convert a value from one type to another.	
Syntax	<pre>cvt{.irnd}{.ftz}{.sat}.dtype.atype d, a; // integer rounding cvt{.frnd}{.ftz}{.sat}.dtype.atype d, a; // fp rounding .irnd = { .rni, .rzi, .rmi, .rpi }; .frnd = { .rn, .rz, .rm, .rp }; .dtype = .atype = { .u8, .u16, .u32, .u64, .s8, .s16, .s32, .s64,</pre>	
Description	.f16, .f32, .f64 }; Convert between different types and sizes.	
Semantics	d = convert(a);	
Integer Notes	Integer rounding is required for float-to-integer conversions, and for same-size float-to- float conversions where the value is rounded to an integer. Integer rounding is illegal in all other instances. Integer rounding modifiers: .rni round to nearest integer, choosing even integer if source is equidistant between	
	two integers.	
	.rzi round to nearest integer in the direction of zero	
	.rmi round to nearest integer in direction of negative infinity	
	.rpi round to nearest integer in direction of positive infinity	
	Subnormal numbers:	
	sm_20: By default, subnormal numbers are supported. For cvt.ftz.dtype.f32 float-to-integer conversions and cvt.ftz.f32.f32 float-to- float conversions with integer rounding, subnormal inputs are flushed to sign- preserving zero.	
	sm_1x: For cvt.ftz.dtype.f32 float-to-integer conversions and cvt.ftz.f32.f32 float-to-float conversions with integer rounding, subnormal inputs are flushed to sign-preserving zero. The optional .ftz modifier may be specified in these cases for clarity.	
	<b>Note:</b> In PTX ISA versions 1.4 and earlier, the cvt instruction did not flush single-precision subnormal inputs or results to zero if the destination type size was 64-bits. The compiler will preserve this behavior for legacy PTX code.	
	Saturation modifier: .sat For integer destination types, .sat limits the result to MININTMAXINT for the size of the operation. Note that saturation applies to both signed and unsigned integer types.	
	The saturation modifier is allowed only in cases where the destination type's value range is not a superset of the source type's value range; i.e., the .sat modifier is illegal in cases where saturation is not possible based on the source and destination types.	
	For float-to-integer conversions, the result is clamped to the destination range by default; i.e, <b>.sat</b> is redundant.	

# Table 87. Data Movement and Conversion Instructions: cvt

Floating Point Notes	<ul> <li>Floating-point rounding is required for float-to-float conversions that result in loss of precision, and for integer-to-float conversions. Floating-point rounding is illegal in all other instances.</li> <li>Floating-point rounding modifiers:</li> <li>.rn mantissa LSB rounds to nearest even</li> <li>.rz mantissa LSB rounds towards zero</li> </ul>	
	<b>.rm</b> mantissa LSB rounds towards negative infinity	
	.rp mantissa LSB rounds towards positive infinity	
	A floating-point value may be rounded to an integral value using the integer rounding modifiers (see Integer Notes). The operands must be of the same size. The result is an integral value, stored in floating-point format.	
	Subnormal numbers:	
	<b>sm_20:</b> By default, subnormal numbers are supported.	
	Modifier .ftz may be specified to flush single-precision subnormal inputs and results to sign-preserving zero.	
	sm_1x: Single-precision subnormal inputs and results are flushed to sign-preserving zero. The optional .ftz modifier may be specified in these cases for clarity.	
	<b>Note:</b> In PTX ISA versions 1.4 and earlier, the cvt instruction did not flush single-precision subnormal inputs or results to zero if either source or destination type was .f64. The compiler will preserve this behavior for legacy PTX code. Specifically, if the PTX .version is 1.4 or earlier, single-precision subnormal inputs and results are flushed to sign-preserving zero only for cvt.f32.f16, cvt.f16.f32, and cvt.f32.f32 instructions.	
	Saturation modifier:	
	.sat For floating-point destination types, .sat limits the result to the range [0.0, 1.0]. NaN results are flushed to positive zero. Applies to .f16, .f32, and .f64 types.	
Notes	Registers wider than the specified source or destination types may be used.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	cvt to or from .f64 requires sm_13 or later.	
Examples	cvt.f32.s32 f,i;	
	cvt.s32.f64 j,r; // float-to-int saturates by default	
	cvt.rni.f32.f32 x,y; // round to nearest int, result is fp	
	<pre>cvt.f32.f32 x,y; // note .ftz behavior for sm_1x targets</pre>	

# 8.7.6. Texture and Surface Instructions

This section describes PTX instructions for accessing textures, samplers, and surfaces. PTX supports the following operations on texture, sampler, and surface descriptors:

- Static initialization of texture, sampler, and surface descriptors.
- Module-scope and per-entry scope definitions of texture, sampler, and surface descriptors.
- Ability to query fields within texture, sampler, and surface descriptors.

#### **Texturing modes**

For working with textures and samplers, PTX has two modes of operation. In the *unified mode*, texture and sampler information is accessed through a single .texref handle. In the *independent mode*, texture and sampler information each have their own handle, allowing them to be defined separately and combined at the site of usage in the program. The advantage of unified mode is that it allows 128 samplers, with the restriction that they correspond 1-to-1 with the 128 possible textures. The advantage of independent mode is that textures and samplers can be mixed and matched, but the number of samplers is greatly restricted to 16.

The texturing mode is selected using .target options 'texmode\_unified' and 'texmode\_independent'. A PTX module may declare only one texturing mode. If no texturing mode is declared, the file is assumed to use unified mode.

**Example**: calculate an element's power contribution as element's power/total number of elements.

```
.target texmode_independent
.global .samplerref tsamp1 = { addr_mode_0 = clamp_to_border,
                               filter_mode = nearest
                             };
. . .
.entry compute_power
 ( .param .texref tex1 )
{
 txq.width.b32 r6, [tex1]; // get tex1's width
 txq.height.b32 r5, [tex1]; // get tex1's height
 tex.2d.v4.f32.f32 {r1,r2,r3,r4}, [tex1, tsamp1, {f1,f2}];
 mul.u32 r5, r5, r6;
 add.f32 r1, r1, r2;
 add.f32 r3, r3, r4;
 add.f32 r1, r1, r3;
 cvt.f32.u32 r5, r5;
 div.f32 r1, r1, r5;
}
```

These instructions provide access to texture and surface memory.

tex
txq
suld
sust
sured
suq

Table 88.	<b>Texture and Surface</b>	Instructions:	tex

tex	Perform a texture memory lookup.	
Syntax	<pre>tex.geom.v4.dtype.btype d, [a, c]; tex.geom.v4.dtype.btype d, [a, b, c]; // explicit sampler .geom = { .1d, .2d, .3d }; .dtype = { .u32, .s32, .f32 }; .btype = { .s32, .f32 };</pre>	
Description	Texture lookup using a texture coordinate vector. The instruction loads data from the texture named by operand <b>a</b> at coordinates given by operand <b>c</b> into destination <b>d</b> . Operand <b>c</b> is a scalar or singleton tuple for 1d textures; is a two-element vector for 2d textures; and is a four-element vector for 3d textures, where the fourth element is ignored. An optional texture sampler <b>b</b> may be specified. If no sampler is specified, the sampler behavior is a property of the named texture. The instruction always returns a four-element vector of 32-bit values. Coordinates may be given in either signed 32-bit integer or 32-bit floating point form. A texture base address is assumed to be aligned to a 16-byte address, and the address given by the coordinate vector must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.	
Notes	For compatibility with prior versions of PTX, the square brackets are not required and .v4 coordinate vectors are allowed for any geometry, with the extra elements being ignored.	
PTX ISA Notes	Unified mode texturing introduced in PTX ISA version 1.0. Extension using opaque texref and samplerref types and independent mode texturing introduced in PTX ISA version 1.5.	
Target ISA Notes	Supported on all target architectures.	
Examples	<pre>//Example of unified mode texturing tex.3d.v4.s32.s32 {r1,r2,r3,r4}, [tex_a, {f1,f2,f3,f4}]; // Example of independent mode texturing</pre>	
	tex.1d.v4.s32.f32 {r1,r2,r3,r4}, [tex_a, sampler_x, {f1}];	

txq	Query texture and sampler	attributes.
Syntax	<pre>txq.squery.b32 d, .tquery = { .width, .squery = { .filter_r</pre>	<pre>[a]; // texture attributes [a]; // sampler attributes .height, .depth, .normalized_coords }; mode, de_0, addr_mode_1, addr_mode_2 };</pre>
Description	Query an attribute of a texture or sampler. Operand <b>a</b> is a .texref or .samplerref variable.	
	Query:	Returns:
	.width	value in elements
	.height	
	.depth	
	.normalized_coords	1 (true) or 0 (false).
	.filter_mode	Integer from enum { nearest, linear }
	.addr_mode_0 .addr_mode_1 .addr_mode_2	Integer from enum { wrap, mirror, clamp_ogl, clamp_to_edge, clamp_to_border }
	sampler attributes are also	ed by supplying a texref argument to txq. In unified mode, accessed via a texref argument, and in independent mode ssed via a separate samplerref argument.
PTX ISA Notes	Introduced in PTX ISA versi	ion 1.5.
Target ISA Notes	Supported on all target arch	itectures.
Examples	txq.width.b32	%r1, [tex_A];
	txq.filter_mode.	b32 %r1, [tex_A]; // unified mode
	txq.addr_mode_0.1	b32 %r1, [smpl_B]; // independent mode

# Table 89. Texture and Surface Instructions: txq

Table 90.	Texture and Surface	Instructions:	suld
-----------	---------------------	---------------	------

suld	Load from surface memory.	
Syntax	<pre>suld.b.geom{.cop}.vec.dtype.clamp d, [a, b]; // unformatted suld.p.geom{.cop}.v4.dtype.clamp d, [a, b]; // formatted .geom = { .1d, .2d, .3d }; .cop = { .ca, .cg, .cs, .cv }; // cache operation .vec = { none, .v2, .v4 }; .dtype = { .b8 , .b16, .b32, .b64 }; // for suld.b .dtype = { .b32, .u32, .s32, .f32 }; // for suld.p .clamp = { .trap, .clamp, .zero };</pre>	
Description	Load from surface memory using a surface coordinate vector. The instruction loads data from the surface named by operand <b>a</b> at coordinates given by operand <b>b</b> into destination <b>d</b> . Operand <b>a</b> is a .surfref variable. Operand <b>b</b> is a scalar or singleton tuple for 1d surfaces; is a two-element vector for 2d surfaces; and is a four-element vector for 3d surfaces, where the fourth element is ignored. Coordinate elements are of type .s32. suld.b performs an unformatted load of binary data. The lowest dimension coordinate represents a byte offset into the surface and is not scaled, and the size of the data	
	transfer matches the size of destination operand <b>d</b> . suld.p performs a formatted load of a surface sample and returns a four-element vector of 32-bit values corresponding to R, G, B, and A components of the surface format. Destination vector elements corresponding to components that do not appear in the surface format are not written. The lowest dimension coordinate represents a sample offset rather than a byte offset.	
	If the destination type is .b32, the surface sample elements are converted to .u32, .s32, or .f32 based on the surface format as follows: If the surface format contains UNORM, SNORM, or FLOAT data, then .f32 is returned; if the surface format contains UINT data, then .u32 is returned; if the surface format contains SINT data, then .s32 is returned.	
	If the destination base type is .u32, .s32, or .f32, size and type conversion is performed as needed to convert from the surface sample format to the destination type.	
	A surface base address is assumed to be aligned to a 16-byte address, and the address given by the coordinate vector must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.	
	The .clamp field specifies how to handle out-of-bounds addresses:	
	.trap causes an execution trap on out-of-bounds addresses	
	.clamp loads data at the nearest surface location (sized appropriately) .zero loads zero for out-of-bounds addresses	
PTX ISA Notes	<b>suld.b.trap</b> introduced in PTX ISA version 1.5. <b>suld.p</b> , additional clamp modifiers, and cache operations introduced in PTX ISA version 2.0. <b>suld.p</b> is currently unimplemented.	
Target ISA Notes	suld.b supported on all target architectures.         sm_1x targets support only the .trap clamping modifier.         suld.3d requires sm_20 or later.         suld.p requires sm_20 or later.         Cache operations require sm_20 or later.	
Examples	<pre>suld.b.3d.v2.b64.trap {r1,r2}, [surf_A, {x,y,z,w}]; suld.p.1d.v4.f32.trap {f1,f2,f3,f4}, [surf_B, {x}];</pre>	

sust	Store to surface memory.	
Syntax	<pre>sust.b.geom{.cop}.vec.ctype.clamp [a, b], c; // unformatted sust.p.geom{.cop}.vec.ctype.clamp [a, b], c; // formatted</pre>	
	<pre>.geom = { .1d, .2d, .3d }; .cop = { .wb, .cg, .cs, .wt }; .vec = { none, .v2, .v4 }; .ctype = { .b8 , .b16, .b32, .b64 }; // for sust.b .ctype = { .b32, .u32, .s32, .f32 }; // for sust.p .clamp = { .trap, .clamp, .zero };</pre>	
Description	Store to surface memory using a surface coordinate vector. The instruction stores data from operand <b>c</b> to the surface named by operand <b>a</b> at coordinates given by operand <b>b</b> . Operand <b>a</b> is a .surfref variable. Operand <b>b</b> is a scalar or singleton tuple for 1d surfaces; is a two-element vector for 2d surfaces; and is a four-element vector for 3d surfaces, where the fourth element is ignored. Coordinate elements are of type .s32.	
	sust.b performs an unformatted store of binary data. The lowest dimension coordinate represents a byte offset into the surface and is not scaled. The size of the data transfer matches the size of source operand $\mathbf{c}$ .	
	sust.p performs a formatted store of a vector of 32-bit data values to a surface sample. The source vector elements are interpreted left-to-right as R, G, B, and A surface components. These elements are written to the corresponding surface sample components. Source elements that do not occur in the surface sample are ignored. Surface sample components that do not occur in the source vector will be written with an unpredictable value. The lowest dimension coordinate represents a sample offset rather than a byte offset.	
	If the source type is .b32, the source data interpretation is based on the surface sample format as follows: If the surface format contains UNORM, SNORM, or FLOAT data, then .f32 is assumed; if the surface format contains UINT data, then .u32 is assumed; if the surface format contains SINT data, then .s32 is assumed. The source data is then converted from this type to the surface sample format.	
	If the source base type is .u32, .s32, or .f32, size and type conversions are performed as needed between the surface sample format and the destination type.	
	A surface base address is assumed to be aligned to a 16-byte address, and the address given by the coordinate vector must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.	
	The .clamp field specifies how to handle out-of-bounds addresses:	
	.trap causes an execution trap on out-of-bounds addresses	
	.clamp stores data at the nearest surface location (sized appropriately)	
	.zero drops stores to out-of-bounds addresses	
PTX ISA Notes	sust.b.trap introduced in PTX ISA version 1.5. sust.p, additional clamp modifiers, and cache operations introduced in PTX ISA version 2.0. sust.p.{u32,s32,f32} are currently unimplemented.	
Target ISA Notes	sust.b supported on all target architectures. sm_1x targets support only the .trap clamping modifier. sust.3d requires sm_20 or later. sust.p requires sm_20 or later. Cache operations require sm_20 or later.	
Examples	<pre>sust.b.3d.v2.b64.trap [surf_A, {x,y,z,w}], {r1,r2}; sust.p.1d.v4.f32.trap [surf_B, {x}], {f1,f2,f3,f4};</pre>	

# Table 91. Texture and Surface Instructions: sust

#### Table 92.Texture and Surface Instructions: sured

sured	Reduction in surface memory.
Syntax	<pre>sured.b.op.geom.ctype.clamp [a,b],c; // byte addressing sured.p.op.geom.ctype.clamp [a,b],c; // sample addressing .op = { .add, .min, .max, .and, .or }; .geom = { .1d, .2d, .3d }; .ctype = { .u32, .u64, .s32, .b32 }; // for sured.b .ctype = { .b32 }; // for sured.p .clamp = { .trap, .clamp, .zero };</pre>
Description	Reduction to surface memory using a surface coordinate vector. The instruction performs a reduction operation with data from operand <b>c</b> to the surface named by operand <b>a</b> at coordinates given by operand <b>b</b> . Operand <b>a</b> is a .surfref variable. Operand <b>b</b> is a scalar or singleton tuple for 1d surfaces; is a two-element vector for 2d surfaces; and is a four-element vector for 3d surfaces, where the fourth element is ignored. Coordinate elements are of type .s32.
	<b>sured.b</b> performs an unformatted reduction on .u32, .s32, .b32, or .u64 data. The lowest dimension coordinate represents a byte offset into the surface and is not scaled. Operations <b>add</b> applies to .u32, .u64, and .s32 types; <b>min</b> and <b>max</b> apply to .u32 and .s32 types; operations <b>and</b> and <b>or</b> apply to .b32 type.
	<b>sured.p</b> performs a reduction on sample-addressed 32-bit data. The lowest dimension coordinate represents a sample offset rather than a byte offset. The instruction type is restricted to .b32, and the data is interpreted as .s32 or .u32 based on the surface sample format as follows: if the surface format contains UINT data, then .u32 is assumed; if the surface format contains SINT data, then .s32 is assumed.
	A surface base address is assumed to be aligned to a 16-byte address, and the address given by the coordinate vector must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.
	The .clamp field specifies how to handle out-of-bounds addresses:
	.trap causes an execution trap on out-of-bounds addresses
	.clamp performs reduction at the nearest surface location (sized appropriately)
	.zero drops operations to out-of-bounds addresses
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	sured requires sm_20 or later.
Examples	<pre>sured.b.add.2d.u32.trap [surf_A, {x,y}], r1; sured.p.min.1d.b32.trap [surf_B, {x}], r1;</pre>

suq	Query a surface attribute.	
Syntax	suq.query.b32 d, [	a];
	.query = { .width, .!	height, .depth };
Description	Query an attribute of a surface. Operand <b>a</b> is a .surfref variable.	
	0	Deturner
	Query:	Returns:
	.width	value in elements
	.height	
	.depth	
	.depth	
PTX ISA Notes	Introduced in PTX ISA vers	ion 1.5.
Target ISA Notes	Supported on all target arch	itectures.
Examples	suq.width.b32	%r1, [surf_A];

# Table 93. Texture and Surface Instructions: suq

# 8.7.7. Control Flow Instructions

The following PTX instructions and syntax are for controlling execution in a PTX program:

- @
- 🗅 bra
- call
- 🗆 ret
- exit

#### Table 94. Control Flow Instructions: { }

{}	Instruction grouping.
Syntax	{ instructionList }
Description	The curly braces create a group of instructions, used primarily for defining a function body. The curly braces also provide a mechanism for determining the scope of a variable: any variable declared within a scope is not available outside the scope.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	{ add.s32 a,b,c; mov.s32 d,a; }

#### Table 95. Control Flow Instructions: @

@	Predicated execution.
Syntax	<pre>@{!}p instruction;</pre>
Description	Execute an instruction or instruction block for threads that have the guard predicate true. Threads with a false guard predicate do nothing.
Semantics	If {!}p then instruction
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>setp.eq.f32 p,y,0; // is y zero? @!p div.f32 ratio,x,y // avoid division by zero @q bra L23; // conditional branch</pre>

bra	Branch to a target and continue execution there.
Syntax	<pre>@p bra{.uni} tgt; // direct branch, tgt is a label</pre>
	<pre>bra{.uni} tgt; // unconditional branch</pre>
Description	Continue execution at the target. Conditional branches are specified by using a guard predicate. The branch target must be a label.
	<b>bra.uni</b> is guaranteed to be non-divergent, meaning that all threads in a warp have identical values for the guard predicate and branch target.
	Indirect branch via a register is not supported.
Semantics	if (p) {
	<pre>pc = tgt;</pre>
	}
PTX ISA Notes	Direct branch introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	bra.uni L_exit; // uniform unconditional jump
	<pre>@q bra L23; // conditional branch</pre>

## Table 96. Control Flow Instructions: bra

#### Table 97. Control Flow Instructions: call

call	Call a function, recording the return location.
Syntax	<pre>// direct call to named function, func is a symbol call{.uni} (ret-param), func, (param-list); call{.uni} func, (param-list); call{.uni} func;</pre>
Description	The <b>call</b> instruction stores the address of the next instruction, so execution can resume at that point after executing a <b>ret</b> instruction. A <b>call</b> is assumed to be divergent unless the <b>.uni</b> suffix is present, indicating that the <b>call</b> is guaranteed to be non-divergent, meaning that all threads in a warp have identical values for the guard predicate and call target.
	The called location <i>func</i> must be a symbolic function name; indirect call via a register is not supported.
	Input arguments and return values are optional. Arguments may be registers, immediate constants, or variables in .param space. Arguments are pass-by-value.
Notes	In the current ptx release, parameters are passed through statically allocated registers; i.e., there is no support for recursive calls.
PTX ISA Notes	Direct call introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>call init; // call function 'init' call.uni g, (a); // call function 'g' with parameter 'a' @p call (d), h, (a, b); // return value into register d</pre>

ret	Return from function to instruction after call.
Syntax	<pre>ret{.uni};</pre>
Description	Return execution to caller's environment. A divergent return suspends threads until all threads are ready to return to the caller. This allows multiple divergent <b>ret</b> instructions. A <b>ret</b> is assumed to be divergent unless the <b>.uni</b> suffix is present, indicating that the return is guaranteed to be non-divergent. Any values returned from a function should be moved into the return parameter variables prior to executing the <b>ret</b> instruction. A return instruction executed in a top-level entry routine will terminate thread execution.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	ret; @p ret;

#### Table 98. Control Flow Instructions: ret

#### Table 99. Control Flow Instructions: exit

exit	Terminate a thread.
Syntax	exit;
Description	Ends execution of a thread.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	exit;
	<pre>@p exit;</pre>

# 8.7.8. Parallel Synchronization and Communication Instructions

These instructions are:

- 🛯 bar
- membar
- atom
- 🗆 red
- vote

# Table 100.Parallel Synchronization and CommunicationInstructions:bar

bar	Barrier synchronization.
Syntax	<pre>bar.sync a{, b}; bar.arrive a, b; bar.red.popc.u32 d, a{, b}, {!}c; bar.red.op.pred p, a{, b}, {!}c; .op = { .and, .or };</pre>
Description	Performs barrier synchronization and communication within a CTA.
	Cooperative thread arrays use the <b>bar</b> instruction for barrier synchronization and communication between threads. The barrier instructions signal the arrival of the executing threads at the named barrier. In addition to signaling its arrival at the barrier, the <b>bar.sync</b> and <b>bar.red</b> instructions cause the executing thread to wait until all or a specified number of threads in the CTA arrive at the barrier before resuming execution. <b>bar.red</b> performs a predicate reduction across the threads participating in the barrier. <b>bar.arrive</b> does not cause any waiting by the executing threads; it simply marks a thread's arrival at the barrier.
	<b>bar.sync</b> and <b>bar.red</b> also guarantee memory ordering among threads identical to <b>membar.cta</b> . Thus, threads within a CTA that wish to communicate via memory can store to memory, execute a <b>bar.sync</b> or <b>bar.red</b> instruction, and then safely read values stored by other threads prior to the barrier.
	Operands <b>a</b> , <b>b</b> , and <b>d</b> have type .u32; operands <b>p</b> and <b>c</b> are predicates. Source operand <b>a</b> specifies a logical barrier resource as an immediate constant or register with value 0 through 15. Operand <b>b</b> specifies the number of threads participating in the barrier. If no thread count is specified, all threads in the CTA participate in the barrier. When a barrier completes, the waiting threads are restarted without delay, and the barrier is reinitialized so that it can be immediately reused. Note that a non-zero thread count is required for <b>bar.arrive</b> .
	<b>bar.red</b> performs a reduction operation across threads. <b>bar.red</b> delays the executing threads (similar to <b>bar.sync</b> ) until the barrier count is met. The <b>c</b> predicate (or its complement) from all threads in the CTA are combined using the specified reduction operator. Once the barrier count is reached, the final value is written to the destination register in all threads waiting at the barrier.
	The reduction operations for <b>bar.red</b> are population-count (.popc), all-threads-true (.and), and any-thread-true (.or). The result of .popc is the number of threads with a true predicate, while .and and .or indicate if all the threads had a true predicate or if any of the threads had a true predicate.
	Each CTA instance has sixteen barriers numbered 015.
	Barriers are executed on a per-warp basis as if all the threads in a warp are active. Thus, if any thread in a warp executes a <b>bar</b> instruction, it is as if all the threads in the warp have executed the <b>bar</b> instruction. All threads in the warp are stalled until the barrier completes, and the arrival count for the barrier is incremented by the warp size (not the number of active threads in the warp). In conditionally executed code, a <b>bar</b> instruction should only be used if it is known that all threads evaluate the condition identically (the warp does not diverge). Since barriers are executed on a per-warp basis, the optional thread count must be a multiple of the warp size.
	<b>bar.red</b> should not be intermixed with <b>bar.sync</b> or <b>bar.arrive</b> using the same active barrier. Execution in this case is unpredictable.
PTX ISA Notes	<b>bar.sync</b> without a thread count introduced in PTX ISA 1.0. Register operands, thread count, and <b>bar.{arrive.red}</b> introduced in PTX .version 2.0.
Target ISA Notes	Register operands, thread count, and <b>bar.{arrive,red}</b> require <b>sm_20</b> or later. Only <b>bar.sync</b> with an immediate barrier number is supported for <b>sm_1x</b> targets.
Examples	bar.sync 0;

# Table 101.Parallel Synchronization and CommunicationInstructions:membar

membar	Memory barrier.		
Syntax	membar.level;		
	.level = { .cta, ,gl, ,sys };		
Description	Waits for all prior memory accesses requested by this thread to be <i>performed</i> at the CTA, global, or system memory level. <i>level</i> describes the scope of other clients for which membar is an ordering event. Thread execution resumes after a membar when the thread's prior memory writes are visible to other threads at the specified level, and memory reads by this thread can no longer be affected by other thread writes.		
	transmitted from level. A memor written has bec	I (e.g. by Id or atom) has been performed when the value read has been n memory and cannot be modified by another thread at the indicated ry write (e.g. by st, red or atom) has been performed when the value ome visible to other clients at the specified level, that is, when the can no longer be read.	
	membar.cta	Waits until all prior memory writes are visible to other threads in the same CTA.	
		Waits until prior memory reads have been performed with respect to other threads in the CTA.	
	membar.gl	Waits until all prior memory requests have been performed with respect to all other threads in the GPU.	
		For communication between threads in different CTAs or even different SMs, this is the appropriate level of membar.	
		membar.gl will typically have a longer latency than membar.cta.	
	membar.sys	Waits until all prior memory requests have been performed with respect to all clients, including thoses communicating via PCI-E such as system and peer-to-peer memory.	
		This level of membar is required to insure performance with respect to a host CPU or other PCI-E peers.	
		membar.sys will typically have much longer latency than membar.gl.	
PTX ISA Notes	membar.{cta,gl} introduced in PTX .version 1.4. membar.sys introduced in PTX .version 2.0.		
Target ISA Notes	membar.sys introduced in PTX .version 2.0.         membar.{cta,gl} supported on all target architectures.         membar.sys requires sm_20 or later.		
Examples	<pre>membar.gl; membar.cta; membar.sys;</pre>		

atom	Atomic reduction operations for thread-to-thread communication.	
Syntax	<pre>atom{.space}.op.type d, [a], b; atom{.space}.op.type d, [a], b, c; .space = { .global, .shared }; .op = { .and, .or, .xor, // .b32 only .cas, .exch, // .b32, .b64 .add, // .u32, .s32, .f32, .u64 .inc, .dec, // .u32 only .min, .max }; // .u32, .s32, .f32 .type = { .b32, .b64, .u32, .u64,</pre>	
	.s32, .f32 };	
Description	Atomically loads the original value at location <b>a</b> into destination register <b>d</b> , performs a reduction operation with operand <b>b</b> and the value in location <b>a</b> , and stores the result of the specified operation at location <b>a</b> , overwriting the original value. Operand <b>a</b> specifies a location in the specified state space. If no state space is given, perform the memory accesses using generic addressing. In generic addressing, an address maps to global memory unless it falls within the local memory window or the shared memory window. Within these windows, an address formed by subtracting the window base from the generic address to form the offset in the implied state space. For <b>atom</b> , accesses to local memory are illegal.	
	Atomic operations on shared memory locations do not guarantee atomicity with respect to normal store instructions to the same address. It is the programmer's responsibility to guarantee correctness of programs that use shared memory atomic instructions, e.g. by inserting barriers between normal stores and atomic operations to a common address, or by using atom.exch to store to locations accessed by other atomic operations.	
	The addressable operand <b>a</b> is one of:	
	[avar] the name of an addressable variable avar,	
	[areg] a de-referenced register areg containing a byte address,	
	[areg+immOff] a de-referenced sum of register areg containing a byte address plus a constant integer byte offset, or	
	[immAddr] an immediate absolute byte address.	
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.	
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.	
	A register containing an address may be declared as a bit-size type or integer type.	
	The bit-size operations are <b>and</b> , <b>or</b> , <b>xor</b> , <b>cas</b> (compare-and-swap), and <b>exch</b> (exchange).	
	The integer operations are <b>add</b> , <b>inc</b> , <b>dec</b> , <b>min</b> , <b>max</b> . The <b>inc</b> and <b>dec</b> operations return a result in the range [0b].	
	The floating-point operations are <b>add</b> , <b>min</b> , and <b>max</b> . The floating-point <b>add</b> , <b>min</b> , and <b>max</b> operations are single-precision, 32-bit operations. <b>atom.add.f32</b> rounds to nearest even and flushes subnormal inputs and results to sign-preserving zero.	

# Table 102.Parallel Synchronization and CommunicationInstructions:atom

Semantics	<pre>atomic {     d = *a;     *a = (operation == cas) ? operation(*a, b, c)</pre>	
	exch(r, s) = s; cas(r,s,t) = (r == s) ? t : r;	
Notes	Operand <b>a</b> must reside in either the global or shared state space. Simple reductions may be specified by using the "bit bucket" destination operand '_'.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	atom.global requires sm_11 or later. atom.shared requires sm_12 or later. 64-bit atom.{add,cas,exch} requires sm_12 or later. 64-bit atom.shared operations require sm_20 or later. atom.add.f32 requires sm_20 or later. Use of generic addressing requires sm_20 or later.	
Release Notes	atom.f32.{min,max} are unimplemented.	
Examples	<pre>atom.global.add.s32 d,[a],1; atom.shared.max.f32 d,[x+4],0; @p atom.global.cas.b32 d,[p],my_val,my_new_val;</pre>	

red	Reduction ope	rations on global and shared memory.	
Syntax	<pre>red{.space}.op.type [a], b;</pre>		
	.op = { .type = {	.global, .shared }; .and, .or, .xor, // .b32 only .add, // .u32, .s32, .f32, .u64 .inc, .dec, // .u32 only .min, .max }; // .u32, .s32, .f32 .b32, .b64, .u32, .u64, .s32, .f32 };	
Description	Performs a reduction operation with operand <b>b</b> and the value in location <b>a</b> , and stores the result of the specified operation at location <b>a</b> , overwriting the original value. Operand <b>a</b> specifies a location in the specified state space. If no state space is given, perform the memory accesses using generic addressing. In generic addressing, an address maps to global memory unless it falls within the local memory window or the shared memory window. Within these windows, an address maps to the corresponding location in local or shared memory, i.e. to the address formed by subtracting the window base from the generic address to form the offset in the implied state space. For <b>red</b> , accesses to local memory are illegal.		
	Reduction operations on shared memory locations do not guarantee atomicity with respect to normal store instructions to the same address. It is the programmer's responsibility to guarantee correctness of programs that use shared memory reduction instructions, e.g. by inserting barriers between normal stores and reduction operations to a common address, or by using atom.exch to store to locations accessed by other reduction operations.		
	The addressable operand <b>a</b> is one of:		
	[avar]	the name of an addressable variable <b>avar</b> ,	
	[areg]	a de-referenced register areg containing a byte address,	
	[areg+immOff	] a de-referenced sum of register <b>areg</b> containing a byte address plus a constant integer byte offset, or	
	[immAddr]	an immediate absolute byte address.	
	not properly ali	ust be naturally aligned to a multiple of the access size. If an address is gned, the resulting behavior is undefined; i.e., the access may proceed king off low-order address bits to achieve proper rounding, or the <i>r</i> fault.	
	specified width	ze may be either 32-bit or 64-bit. Addresses are zero-extended to the as needed, and truncated if the register width exceeds the state space for the target architecture.	
	A register cont	aining an address may be declared as a bit-size type or integer type.	
	The bit-size op	erations are <b>and</b> , <b>or</b> , and <b>xor</b> .	
		erations are <b>add</b> , <b>inc</b> , <b>dec</b> , <b>min</b> , <b>max</b> . The <b>inc</b> and <b>dec</b> operations in the range [0b].	
	max operation	int operations are <b>add</b> , <b>min</b> , and <b>max</b> . The floating-point <b>add</b> , <b>min</b> , and s are single-precision, 32-bit operations. <b>red.add.f32</b> rounds to nearest es subnormal inputs and results to sign-preserving zero.	
Semantics	*a = operat	ion(*a, b);	
		s) = (r >= s) ? 0 : r+1; s) = (r > s) ? s : r-1;	
Notes	Operand <b>a</b> mus	st reside in either the global or shared state space.	

#### Table 103. Parallel Synchronization and Communication Instructions: red

PTX ISA Notes	Introduced in PTX ISA version 1.2.
Target ISA Notes	<ul> <li>red.global requires sm_11 or later</li> <li>red.shared requires sm_12 or later.</li> <li>64-bit red.add requires sm_12 or later.</li> <li>64-bit red.shared operations require sm_20 or later.</li> <li>red.add.f32 requires sm_20 or later.</li> <li>Use of generic addressing requires sm 20 or later.</li> </ul>
Release Notes	red.f32.{min,max} are unimplemented.
Examples	<pre>red.global.add.s32 [a],1; red.shared.max.f32 [x+4],0; @p red.global.and.b32 [p],my_val;</pre>

# Table 104.Parallel Synchronization and Communication<br/>Instructions: vote

vote	Vote across thread group.	
Syntax	<pre>vote.mode.pred d, {!}a; vote.ballot.b32 d, {!}a; // 'ballot' form, returns bitmask .mode = { .all, .any, .uni };</pre>	
Description	<ul> <li>Performs a reduction of the source predicate across threads in a warp. The destination predicate value is the same across all threads in the warp.</li> <li>The reduction modes are: <ul> <li>all True if source predicate is True for all active threads in warp. Negate the source predicate to compute .none.</li> <li>any True if source predicate is True for some active thread in warp. Negate the source predicate to compute .not_all.</li> <li>uni True if source predicate has the same value in all active threads in warp. Negating the source predicate also computes .uni.</li> </ul> </li> <li>In the 'ballot' form, vote.ballot.b32 simply copies the predicate from each thread in a warp into the corresponding bit position of destination register d, where the bit position corresponds to the thread's lane id.</li> </ul>	
PTX ISA Notes	Introduced in PTX ISA version 1.2.	
Target ISA Notes	vote requires sm_12 or later. vote.ballot.b32 requires sm_20 or later.	
Release Notes	Note that vote applies to threads in a single warp, not across an entire CTA.	
Examples	<pre>vote.all.pred p,q; vote.uni.pred p,q; vote.ballot.b32 r1,p; // get 'ballot' across warp</pre>	

#### 8.7.9. Video Instructions

All video instructions operate on 32-bit register operands. The video instructions are:

- vaddvsub
- vabsdiff
- vmin
- vmax
- vshl
- vshr
- vmad
- vset

The video instructions execute the following stages:

- 1. extract and sign- or zero-extend byte, half-word, or word values from its source operands, to produce signed 33-bit input values,
- 2. perform a scalar arithmetic operation to produce a signed 34-bit result,
- 3. optionally clamp the result to the range of the destination type,
- 4. optionally perform one of the following:

a) apply a second operation to the intermediate result and a third operand, or b) truncate the intermediate result to a byte or half-word value and merge into a specified position in the third operand to produce the final result.

The general format of video instructions is as follows:

The source and destination operands are all 32-bit registers. The type of each operand (.u32 or .s32) is specified in the instruction type; all combinations of dtype, atype, and btype are valid. Using the atype/btype and asel/bsel specifiers, the input values are extracted and sign-or zero- extended internally to .s33 values. The primary operation is then performed to produce an .s34 intermediate result. The sign of the intermediate result depends on dtype.

The intermediate result is optionally clamped to the range of the destination type (signed or unsigned), taking into account the subword destination size in the case of optional data merging.

```
.s33 optSaturate( .s34 tmp, Bool sat, Bool sign, Modifier dsel ) {
    if ( !sat ) return tmp;
    switch ( dsel ) {
        case .b0, .b1, .b2, .b3:
            if ( sign ) return CLAMP( tmp, S8_MAX, S8_MIN );
            else return CLAMP( tmp, U8_MAX, U8_MIN );
        case .h0, .h1:
            if ( sign ) return CLAMP( tmp, S16_MAX, S16_MIN );
        else return CLAMP( tmp, U16_MAX, U16_MIN );
        else return CLAMP( tmp, S32_MAX, S32_MIN );
        else return CLAMP( tmp, U32_MAX, U32_MIN );
    }
}
```

This intermediate result is then optionally combined with the third source operand using a secondary arithmetic operation or subword data merge, as shown in the following pseudocode. The sign of the **c** operand is based on **dtype**.

```
.s33 optSecOp(Modifier secop, .s33 tmp, .s33 c) {
   switch ( secop ) {
       .add: return tmp + c;
       .min:
               return MIN(tmp, c);
       .max return MAX(tmp, c);
       default: return tmp;
    }
.s33 optMerge( Modifier dsel, .s33 tmp, .s33 c ) {
   switch ( dsel ) {
       case .h0: return ((tmp & 0xffff)
                                           | (0xffff0000 & c);
       case .h1: return ((tmp & 0xffff) << 16) | (0x0000ffff & c);</pre>
       case .b0: return ((tmp & 0xff) | (0xffffff00 & c);
       case .b1: return ((tmp & 0xff) << 8) | (0xffff00ff & c);</pre>
       case .b2: return ((tmp & 0xff) << 16) | (0xff00ffff & c);</pre>
       case .b3: return ((tmp & 0xff) << 24) | (0x00ffffff & c);</pre>
       default: return tmp;
   }
```

The lower 32-bits are then written to the destination operand.

## Table 105. Video Instructions: vadd, vsub, vabsdiff, vmin, vmax

world would	Integer by to (belf word addition / outpraction		
vadd, vsub	Integer byte/half-word/word addition / subtraction.		
vabsdiff	Integer byte/half-word/word absolute value of difference.		
vmin, vmax	Integer byte/half-word/word minimum / maximum.		
Syntax	<pre>// 32-bit scalar operation, with optional secondary operation vop.dtype.atype.btype{.sat} d, a{.asel}, b{.bsel}; vop.dtype.atype.btype{.sat}.op2 d, a{.asel}, b{.bsel}, c; // 32-bit scalar operation, with optional data merge vop.dtype.atype.btype{.sat} d.dsel, a{.asel}, b{.bsel}, c; .vop = { vadd, vsub, vabsdiff, vmin, vmax }; .dtype = .atype = .btype = { .u32, .s32 }; .dsel = .asel = .bsel = { .b0, .b1, .b2, .b3, .h0, .h1 }; .op2 = { .add, .min, .max };</pre>		
Description	Perform scalar arithmetic operation with optional saturate, and optional secondary arithmetic operation or subword data merge.		
Semantics	<pre>// extract byte/half-word/word and sign- or zero-extend based on source operand type ta = partSelectSignExtend( a, atype, asel ); tb = partSelectSignExtend( b, btype, bsel ); switch ( vop ) {     case vadd: tmp = ta + tb;     case vabd: tmp = ta - tb;     case vabsdiff: tmp =   ta - tb  ;     case vmin: tmp = MIN( ta, tb );     case vmax: tmp = MAX( ta, tb ); } // saturate, taking into account destination type and merge operations tmp = optSaturate( tmp, sat, isSigned(dtype), dsel ); d = optSecondaryOp( op2, tmp, c ); // optional merge with c operand d = optMerge( dsel, tmp, c ); // optional merge with c operand</pre>		
PTX ISA Notes	Introduced in PTX ISA version 2.0.		
Target ISA Notes	vadd, vsub, vabsdiff, vmin, vmax require sm_20 or later.		
Examples	<pre>vadd.s32.u32.s32.sat r1, r2.b0, r3.h0; vsub.s32.s32.u32.sat r1, r2.h1, r3.h1; vabsdiff.s32.s32.s32.sat r1.h0, r2.b0, r3.b2, c; vmin.s32.s32.s32.sat.add r1, r2, r3, c;</pre>		

Table 106. Video Instructions: vshl, vsh	Table 106.	Video	Instructions:	vshl, vshi
--	------------	-------	---------------	------------

vshl, vshr	Integer byte/half-word/word left / right shift.	
Syntax	<pre>// 32-bit scalar operation, with optional secondary operation vop.dtype.atype.u32{.sat}{.mode} d, a{.asel}, b{.bsel}; vop.dtype.atype.u32{.sat}{.mode}.op2 d, a{.asel}, b{.bsel}, c; // 32-bit scalar operation, with optional data merge vop.dtype.atype.u32{.sat}{.mode} d.dsel, a{.asel}, b{.bsel}, c; .vop = { vsh1, vshr }; .dtype = .atype = { .u32, .s32 }; .mode = { .clamp, .wrap }; // default is .clamp .dsel = .asel = .bsel = { .b0, .b1, .b2, .b3, .h0, .h1 }; .op2 = { .add, .min, .max };</pre>	
Description	<ul> <li>vshl: Shift a left by unsigned amount in b with optional saturate, and optional secondary arithmetic operation or subword data merge. Left shift fills with zero.</li> <li>vshr: Shift a right by unsigned amount in b with optional saturate, and optional secondary arithmetic operation or subword data merge. Signed shift fills with the sign bit, unsigned shift fills with zero.</li> </ul>	
Semantics	<pre>// extract byte/half-word/word and sign- or zero-extend based on source operand type ta = partSelectSignExtend( a, <i>atype</i>, <i>asel</i> ); tb = partSelectSignExtend( b, .u32, <i>bsel</i> ); if ( <i>mode</i> == .clamp &amp;&amp; tb &gt; 32 ) tb = 32; if ( <i>mode</i> == .wrap ) tb = tb &amp; 0x1f; switch ( <i>vop</i> ) {     case vshl: tmp = ta &lt;&lt; tb;     case vshr: tmp = ta &gt;&gt; tb; } // saturate, taking into account destination type and merge operations tmp = optSaturate( tmp, <i>sat</i>, isSigned(<i>dtype</i>), <i>dsel</i> ); d = optSecondaryOp( <i>op2</i>, tmp, c ); // optional merge with c operand d = optMerge( <i>dsel</i>, tmp, c ); // optional merge with c operand</pre>	
PTX ISA Notes	Introduced in PTX ISA version 2.0.	
Target ISA Notes	vshl, vshr require sm_20 or later.	
Examples	vshl.s32.u32.u32 r1, r2, r3; vshr.u32.u32.u32.wrap r1, r2, r3.h1;	

#### Table 107. Video Instructions: vmad

vmad	Integer byte/half-word/word multiply-accumulate.
Syntax	<pre>// 32-bit scalar operation vmad.dtype.atype.btype{.sat}{.scale}</pre>
	<pre>.dtype = .atype = .btype = { .u32, .s32 }; .asel = .bsel = { .b0, .b1, .b2, .b3, .h0, .h1 }; .scale = { .shr7, .shr15 };</pre>
Description	Calculate $(a^*b) + c$ , with optional operand negates, "plus one" mode, and scaling. The source operands support optional negation with some restrictions. Although PTX syntax allows separate negation of the a and b operands, internally this is represented as negation of the product $(a^*b)$ . That is, $(a^*b)$ is negated if and only if exactly one of a or b is negated. PTX allows negation of either $(a^*b)$ or c The "plus one" mode (.po) computes $(a^*b) + c + 1$ , which is used in computing averages. Source operands may not be negated in .po mode. The intermediate result of $(a^*b)$ is unsigned if <i>atype</i> and <i>btype</i> are unsigned and the product $(a^*b)$ is not negated; otherwise, the intermediate result is signed. Input c has the same sign as the intermediate result. The final result is unsigned if the intermediate result is unsigned and c is not negated. Depending on the sign of the a and b operands, and the operand negates, the following combinations of operands are supported for VMAD: (U32 * U32) + U32 // intermediate unsigned; final unsigned
	<ul> <li>-(U32 * U32) + S32 // intermediate unsigned; final signed</li> <li>-(U32 * U32) - U32 // intermediate unsigned; final signed</li> <li>(U32 * U32) - U32 // intermediate unsigned; final signed</li> <li>(U32 * S32) + S32 // intermediate signed; final signed</li> <li>-(U32 * S32) + S32 // intermediate signed; final signed</li> <li>(U32 * S32) - S32 // intermediate signed; final signed</li> <li>(U32 * U32) + S32 // intermediate signed; final signed</li> <li>(S32 * U32) + S32 // intermediate signed; final signed</li> <li>-(S32 * U32) + S32 // intermediate signed; final signed</li> <li>(S32 * U32) - S32 // intermediate signed; final signed</li> <li>(S32 * S32) + S32 // intermediate signed; final signed</li> <li>(S32 * S32) + S32 // intermediate signed; final signed</li> <li>(S32 * S32) + S32 // intermediate signed; final signed</li> <li>(S32 * S32) - S32 // intermediate signed; final signed</li> <li>The intermediate result is optionally scaled via right-shift; this result is sign-extended if the final result is optionally saturated to the appropriate 32-bit range based on the type (signed or unsigned) of the final result.</li> </ul>

Semantics	<pre>// extract byte/half-word/word and sign- or zero-extend based on source operand type ta = partSelectSignExtend( a, atype, asel ); tb = partSelectSignExtend( b, btype, bsel ); signedFinal = isSigned(atype)    isSigned(btype)    (a.negate ^ b.negate)    c.negate; tmp[127:0] = ta * tb; lsb = 0; if ( .po )</pre>	
PTX ISA Notes	Introduced in PTX ISA version 2.0.	
Target ISA Notes	vmad requires sm_20 or later.	
Examples	vmad.s32.s32.u32.sat r0, r1, r2, -r3; vmad.u32.u32.u32.shr15 r0, r1.h0, r2.h0, r3;	

#### Table 108. Video Instructions: vset

vset	Integer byte/half-word/word comparison.
Syntax	<pre>// 32-bit scalar operation, with optional secondary operation vset.atype.btype.cmp d, a{.asel}, b{.bsel}; vset.atype.btype.cmp.op2 d, a{.asel}, b{.bsel}, c;</pre>
	<pre>// 32-bit scalar operation, with optional data merge vset.atype.btype.cmp d.dsel, a{.asel}, b{.bsel}, c;</pre>
	<pre>.atype = .btype = { .u32, .s32 }; .cmp = { .eq, .ne, .lt, .le, .gt, .ge }; .dsel = .asel = .bsel = { .b0, .b1, .b2, .b3, .h0, .h1 }; .op2 = { .add, .min, .max };</pre>
Description	Compare input values using specified comparison, with optional secondary arithmetic operation or subword data merge. The intermediate result of the comparison is always unsigned, and therefore the c operand and final result are also unsigned.
Semantics	<pre>// extract byte/half-word/word and sign- or zero-extend based on source operand type ta = partSelectSignExtend( a, atype, asel ); tb = partSelectSignExtend( b, btype, bsel ); tmp = compare( ta, tb, cmp ) ? 1 : 0; d = optSecondaryOp( op2, tmp, c ); // optional secondary operation d = optMerge( dsel, tmp, c ); // optional merge with c operand</pre>
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	vset requires sm_20 or later.
Examples	<pre>vset.s32.u32.lt r1, r2, r3; vset.u32.u32.ne r1, r2, r3.h1;</pre>

#### 8.7.10. Miscellaneous Instructions

The Miscellaneous instructions are:

- trap
- brkpt
- pmevent

#### Table 109. Miscellaneous Instructions: trap

trap	Perform trap operation.
Syntax	trap
Description	Abort execution and generate an interrupt to the host CPU.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	trap;
	<pre>@p trap;</pre>

#### Table 110. Miscellaneous Instructions: brkpt

brkpt	Breakpoint.
Syntax	brkpt
Description	Suspends execution
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	brkpt requires sm_11 or later.
Examples	brkpt;
	<pre>@p brkpt;</pre>

#### Table 111. Miscellaneous Instructions: pmevent

pmevent	Performance Monitor event.
Syntax	pmevent a;
Description	Triggers one of a fixed number of performance monitor events, with index specified by immediate operand <b>a</b> . Programmatic performance moniter events may be combined with other hardware events using Boolean functions to increment one of the four performance counters. The relationship between events and counters is programmed via API calls from the host.
Notes	Currently, there are sixteen performance monitor events, numbered 0 through 15.
PTX ISA Notes	Introduced in PTX ISA version 1.4.
Target ISA Notes	Supported on all target architectures.
Examples	pmevent 1; Op pmevent 7;

PTX ISA Version 2.0

## Chapter 9. Special Registers

PTX includes a number of predefined, read-only variables, which are visible as special registers and accessed through mov or cvt instructions.

The special registers are:

- %tid
- %ntid
- %laneid
- %warpid
- %nwarpid
- %ctaid
- %nctaid
- %smid
- %nsmid
- %gridid
- %lanemask\_eq, %lanemask\_le, %lanemask\_lt, %lanemask\_ge, %lanemask\_gt
- %clock, %clock64
- □ %pm0, ..., %pm3

%tid	Thread identifier within a CTA.
Syntax	.sreg .v4 .u32 %tid; // thread id vector
(predefined)	.sreg .u32 %tid.x, %tid.y, %tid.z; // thread id components
Description	A predefined, read-only, per-thread special register initialized with the thread identifier within the CTA. The %tid special register contains a 1D, 2D, or 3D vector to match the CTA shape; the %tid value in unused dimensions is 0. The fourth element is unused and always returns zero. The number of threads in each dimension are specified by the predefined special register %ntid.
	Every thread in the CTA has a unique %tid. %tid component values range from 0 through %ntid–1 in each CTA dimension. %tid.y == %tid.z == 0 in 1D CTAs. %tid.z == 0 in 2D CTAs.
	It is guaranteed that:
	0 <= %tid.x < %ntid.x
	0 <= %tid.y < %ntid.y
	0 <= %tid.z < %ntid.z
PTX ISA Notes	Introduced in PTX ISA version 1.0.
	Redefined as .v4.u32 type in PTX 2.0. Legacy PTX code that accesses %tid using 16- bit mov and cvt instructions are supported.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %rl,%tid.x; // move tid.x to %rh
	// legacy PTX 1.x code accessing 16-bit component of %tid
	mov.ul6 %rh,%tid.x;
	cvt.u32.u16 %r2,%tid.z; // zero-extend tid.z to %r2

#### Table 112. Special Registers: %tid

#### Table 113. Special Registers: %ntid

%ntid	Number of thread IDs per CTA.
Syntax	.sreg .v4 .u32 %ntid; // CTA shape vector
(predefined)	.sreg .u32 %ntid.x, %ntid.y, %ntid.z; // CTA dimensions
Description	A predefined, read-only special register initialized with the number of thread ids in each CTA dimension. The %ntid special register contains a 3D CTA shape vector that holds the CTA dimensions. CTA dimensions are non-zero; the fourth element is unused and always returns zero. The total number of threads in a CTA is (%ntid.x * %ntid.y * %ntid.z).
	%ntid.y == %ntid.z == 1 in 1D CTAs. %ntid.z == 1 in 2D CTAs.
PTX ISA Notes	Introduced in PTX ISA version 1.0. Redefined as .v4.u32 type in PTX 2.0. Legacy PTX code that accesses %ntid using 16-bit mov and cvt instructions are supported.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>// compute unified thread id for 2D CTA mov.u32 %r0,%tid.x; mov.u32 %h1,%tid.y; mov.u32 %h2,%ntid.x; mad.u32 %r0,%h1,%h2,%r0; mov.u16 %rh,%ntid.x; // legacy PTX 1.x code</pre>

%laneid	Lane Identifier.
Syntax (predefined)	.sreg .u32 %laneid;
Description	A predefined, read-only special register that returns the thread's lane within the warp. The lane identifier ranges from zero to WARP_SZ-1.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %laneid;

#### Table 114. Special Registers: %laneid

#### Table 115. Special Registers: %warpid

%warpid	Warp Identifier.
Syntax	.sreg .u32 %warpid;
(predefined)	
Description	A predefined, read-only special register that returns the thread's warp identifier. The warp identifier provides a unique warp number within a CTA but not across CTAs within a grid. The warp identifier will be the same for all threads within a single warp. Note that %warpid is volatile and returns the location of a thread at the moment when read, but its value may change during execution, e.g. due to rescheduling of threads following preemption. For this reason, %ctaid and %tid should be used to compute a virtual warp index if such a value is needed in kernel code; %warpid is intended mainly to enable profiling and diagnostic code to sample and log information such as work place mapping and load distribution.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %warpid;

#### Table 116. Special Registers: %nwarpid

%nwarpid	Number of warp identifiers.
Syntax	.sreg .u32 %nwarpid;
(predefined)	
Description	A predefined, read-only special register that returns the maximum number of warp identifiers.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%nwarpid requires <b>sm_20</b> or later.
Examples	mov.u32 %r, %nwarpid;

%ctaid	CTA identifier within a grid.
Syntax (predefined)	.sreg .v4 .u32 %ctaid; // CTA id vector .sreg .u32 %ctaid.x, %ctaid.y, %ctaid.z; // CTA id components
Description	A predefined, read-only special register initialized with the CTA identifier within the CTA grid. The %ctaid special register contains a 1D, 2D, or 3D vector, depending on the shape and rank of the CTA grid. Each vector element value is >= 0 and < 65535. The fourth element is unused and always returns zero.
	It is guaranteed that: 0 <= %ctaid.x < %nctaid.x 0 <= %ctaid.y < %nctaid.y 0 <= %ctaid.z < %nctaid.z
PTX ISA Notes	Introduced in PTX ISA version 1.0. Redefined as .v4.u32 type in PTX 2.0. Legacy PTX code that accesses %ctaid using 16-bit mov and cvt instructions are supported.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>mov.u32 %r0,%ctaid.x; mov.u16 %rh,%ctaid.y; // legacy PTX 1.x code</pre>

#### Table 117. Special Registers: %ctaid

#### Table 118. Special Registers: %nctaid

%nctaid	Number of CTA ids per grid.
Syntax	.sreg .v4 .u32 %nctaid // Grid shape vector
(predefined)	.sreg .u32 %nctaid.x,%nctaid.y,%nctaid.z; // Grid dimensions
Description	A predefined, read-only special register initialized with the number of CTAs in each grid dimension. The %nctaid special register contains a 3D grid shape vector, with each element having a value of at least 1. The fourth element is unused and always returns zero.
	It is guaranteed that: 1 <= %nctaid.{x,y,z} < 65,536
PTX ISA Notes	Introduced in PTX ISA version 1.0. Redefined as .v4.u32 type in PTX 2.0. Legacy PTX code that accesses %nctaid using 16-bit mov and cvt instructions are supported.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>mov.u32 %r0,%nctaid.x; mov.u16 %rh,%nctaid.x; // legacy PTX 1.x code</pre>

%smid	SM identifier.
Syntax (predefined)	.sreg .u32 %smid;
Description	A predefined, read-only special register that returns the processor (SM) identifier on which a particular thread is executing. The SM identifier ranges from 0 to %nsmid-1. The SM identifier numbering is not guaranteed to be contiguous.
Notes	Note that %smid is volatile and returns the location of a thread at the moment when read, but its value may change during execution, e.g. due to rescheduling of threads following preemption. %smid is intended mainly to enable profiling and diagnostic code to sample and log information such as work place mapping and load distribution.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %smid;

#### Table 119. Special Registers: %smid

#### Table 120. Special Registers: %nsmid

%nsmid	Number of SM identifiers.
Syntax	.sreg .u32 %nsmid;
(predefined)	
Description	A predefined, read-only special register that returns the maximum number of SM identifiers. The SM identifier numbering is not guaranteed to be contiguous, so %nsmid may be larger than the physical number of SMs in the device.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%nsmid requires <b>sm_20</b> or later.
Examples	mov.u32 %r, %nsmid;

#### Table 121. Special Registers: %gridid

%gridid	Grid identifier.
Syntax (predefined)	.sreg .u32 %gridid; // initialized at grid launch
Description	A predefined, read-only special register initialized with the per-grid temporal grid identifier. The %gridid is used by debuggers to distinguish CTAs within concurrent (small) CTA grids. During execution, repeated launches of programs may occur, where each launch starts a grid-of-CTAs. This variable provides the temporal grid launch number for this context.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %gridid;

%lanemask_eq	32-bit mask with bit set in position equal to the thread's lane number in the warp.
Syntax	.sreg .u32 %lanemask_eq;
(predefined)	
Description	A predefined, read-only special register initialized with a 32-bit mask with a bit set in the position equal to the thread's lane number in the warp.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%lanemask_eq requires sm_20 or later.
Examples	<pre>mov.u32 %r, %lanemask_eq;</pre>

#### Table 122. Special Registers: %lanemask\_eq

#### Table 123. Special Registers: %lanemask\_le

%lanemask_le	32-bit mask with bits set in positions less than or equal to the thread's lane number in the warp.
Syntax	.sreg .u32 %lanemask_le;
(predefined)	
Description	A predefined, read-only special register initialized with a 32-bit mask with bits set in positions less than or equal to the thread's lane number in the warp.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%lanemask_le requires sm_20 or later.
Examples	<pre>mov.u32 %r, %lanemask_le;</pre>

#### Table 124. Special Registers: %lanemask\_lt

%lanemask_lt	32-bit mask with bits set in positions less than the thread's lane number in the warp.
Syntax	.sreg .u32 %lanemask_lt;
(predefined)	
Description	A predefined, read-only special register initialized with a 32-bit mask with bits set in positions less than the thread's lane number in the warp.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%lanemask_lt requires sm_20 or later.
Examples	<pre>mov.u32 %r, %lanemask_lt;</pre>

%lanemask_ge	32-bit mask with bits set in positions greater than or equal to the thread's lane number in the warp.
Syntax	.sreg .u32 %lanemask_ge;
(predefined)	
Description	A predefined, read-only special register initialized with a 32-bit mask with bits set in positions greater than or equal to the thread's lane number in the warp.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%lanemask_ge requires sm_20 or later.
Examples	<pre>mov.u32 %r, %lanemask_ge;</pre>

#### Table 125. Special Registers: %lanemask\_ge

#### Table 126. Special Registers: %lanemask\_gt

%lanemask_gt	32-bit mask with bits set in positions greater than the thread's lane number in the warp.
Syntax	.sreg .u32 %lanemask_gt;
(predefined)	
Description	A predefined, read-only special register initialized with a 32-bit mask with bits set in positions greater than the thread's lane number in the warp.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%lanemask_gt requires sm_20 or later.
Examples	<pre>mov.u32 %r, %lanemask_gt;</pre>

%clock	A predefined, read-only 32-bit unsigned cycle counter.
Syntax	.sreg .u32 %clock;
(predefined)	
Description	Special register %clock is an unsigned 32-bit read-only cycle counter that wraps silently.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 r1,%clock;

#### Table 127. Special Registers: %clock

#### Table 128. Special Registers: %clock64

%clock	A predefined, read-only 64-bit unsigned cycle counter.
Syntax	.sreg .u64 %clock64;
(predefined)	
Description	Special register %clock64 is an unsigned 64-bit read-only cycle counter that wraps silently.
Notes	The lower 32-bits of %clock64 are identical to %clock.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	%clock64 requires sm_20 or later.
Examples	mov.u64 r1,%clock64;

#### Table 129. Special Registers: %pm0, %pm1, %pm2, %pm3

%pm0,, %pm3	Performance monitoring counters.
Syntax	.sreg .u32 %pm0, %pm1, %pm2, %pm3;
Description	Special registers %pm0, %pm1, %pm2, and %pm3 are unsigned 32-bit read-only performance monitor counters. Their behavior is currently undefined.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 r1,%pm0;

## Chapter 10. Directives

## 10.1. PTX Version and Target Directives

The following directives declare the PTX ISA version of the code in the file, and the target architecture for which the code was generated.

- .version
- .target

#### Table 130. PTX File Directives: .version

.version	PTX version number.
Syntax	.version major.minor // major, minor are integers
Description	Specifies the PTX language version number. Increments to the major number indicate incompatible changes to PTX.
Semantics	Indicates that this file must be compiled with tools having the same major version number and an equal or greater minor version number.
	Each ptx file must begin with a .version directive. Duplicate .version directives are allowed provided they match the original .version directive.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	.version 2.0
	.version 1.4

#### Table 131. PTX File Directives: .target

.target	Architecture and Platform target.
Syntax	.target stringlist // comma separated list of target specifiers
	<pre>string = { sm_20,</pre>
Description	Specifies the set of features in the target architecture for which the current ptx code was generated. In general, generations of SM architectures follow an "onion layer" model, where each generation adds new features and retains all features of previous generations. Therefore, PTX code generated for a given target can be run on later generation devices.
Semantics	Each PTX file must begin with a .version directive, immediately followed by a .target directive containing a target architecture and optional platform options. A .target directive specifies a single target architecture, but subsequent .target directives can be used to change the set of target features allowed during parsing. A program with multiple .target directives will compile and run only on devices that support all features of the highest-numbered architecture listed in the program. PTX features are checked against the specified target architecture, and an error is generated if an unsupported feature is used. The following table summarizes the features in PTX that vary according to target architecture.
	Target Description
	sm_20 Baseline feature set for sm_20 architecture.
	Target Description
	sm_10 Baseline feature set.
	Requires map_f64_to_f32 if any .f64 instructions used.
	sm_11 Adds {atom,red}.global, brkpt instructions.
	Requires map_f64_to_f32 if any .f64 instructions used.           sm_12         Adds {atom,red}.shared, 64-bit {atom,red}.global, vote instructions.
	sm_12 Adds {atom,red}.shared, 64-bit {atom,red}.global, vote instructions. Requires map_f64_to_f32 if any .f64 instructions used.
	sm_13       Adds double-precision support, including expanded rounding modifiers.         Disallows use of map_f64_to_f32.
	Texturing mode: (default is .texmode_unified)
	.texmode_unified texture and sampler information is bound together and accessed via a single .texref descriptor.
	.texmode_independent texture and sampler information is referenced with independent .texref and .samplerref descriptors.
	The texturing mode is specified for an entire module and cannot be changed within the module.
	<b>map_f64_to_f32</b> indicates that all double-precision instructions map to single- precision regardless of the target architecture. This enables high-level language compilers to compile programs containing type <b>double</b> to target device that do not support double-precision operations. Note that .f64 storage remains as 64-bits, with only half being used by instructions converted from .f64 to .f32.
Notes	Targets of the form 'compute_xx' are also accepted as synonyms for 'sm_xx' targets.
PTX ISA Notes	Introduced in PTX ISA version 1.0. Texturing mode introduced in PTX ISA version 1.5.
Target ISA Notes	Supported on all target architectures.

Examples	.target sm_10 // baseline target architecture
	.target sm_13 // supports double-precision
	.target sm_20, texmode_independent

## 10.2. Specifying Kernel Entry Points and Functions

The following directives specify kernel entry points and functions.

- .entry
- .func

#### Table 132. Kernel and Function Directives: .entry

.entry	Kernel entry point and body, with optional parameters.
Syntax	.entry kernel-name ( <i>param-list</i> ) <i>kernel-body</i> .entry kernel-name <i>kernel-body</i>
Description	Defines a kernel entry point name, parameters, and body for the kernel function.
	Parameters are passed via .param space memory and are listed within an optional parenthesized parameter list. Parameters may be referenced by name within the kernel body and loaded into registers using ld.param instructions.
	In addition to normal parameters, opaque .texref, .samplerref, and .surfref variables may be passed as parameters. These parameters can only be referenced by name within texture and surface load, store, and query instructions and cannot be accessed via ld.param instructions.
	The shape and size of the CTA executing the kernel are available in special registers.
Semantics	Specify the entry point for a kernel program.
	At kernel launch, the kernel dimensions and properties are established and made available via special registers, e.g. %ntid, %nctaid, etc.
PTX ISA Notes	For PTX ISA version 1.4 and later, parameter variables are declared in the kernel parameter list. For PTX ISA versions 1.0 through 1.3, parameter variables are declared in the kernel body. The total memory available for normal (non-opaque type) parameters is limited to 256 bytes for PTX ISA versions 1.0 through 1.4, and is extended by 4096 bytes to a limit of 4352 bytes for PTX ISA versions 1.5 and later.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>.entry cta_fft .entry filter ( .param .b32 x, .param .b32 y, .param .b32 z ) { .reg .b32 %r&lt;99&gt;; ld.param.b32 %r1, [x]; ld.param.b32 %r2, [y]; ld.param.b32 %r3, [z];  }</pre>

#### Table 133. Kernel and Function Directives: .func

.func	Function definition.
Syntax	.func fname function-body .func fname (param-list) function-body .func (ret-param) fname (param-list) function-body
Description	Defines a function, including input and return parameters and optional function body. A .func definition with no body provides a function prototype.
	The parameter lists define locally-scoped variables in the function body. Parameters must be base types in either the register or parameter state space. Parameters in register state space may be referenced directly within instructions in the function body. Parameters in .param space are accessed using ld.param and st.param instructions in the body. Parameter passing is call-by-value.
	Variadic functions are represented using ellipsis following the last fixed argument, if any. The following built-in functions are provided for accessing the list of variable arguments: %va_start %va_arg %va_arg64 %va_end See Section 2.2 for a description of variable functions
Semantics	See Section 7.2 for a description of variadic functions. The PTX syntax hides all details of the underlying calling convention and ABI.
Semantics	The implementation of parameter passing is left to the optimizing translator, which may use a combination of registers and stack locations to pass parameters.
Release Notes	For PTX ISA version 1.x code, parameters must be in the register state space, there is no stack, and recursion is illegal.
	PTX ISA 2.0 with target sm_20 allows parameters in the .param state space, implements an ABI with stack, and supports recursion. PTX 2.0 with target sm_20 supports at most one return value.
	Variadic functions are currently unimplemented.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	.func (.reg .b32 rval) foo (.reg .b32 N, .reg .f64 dbl) { .reg .b32 localVar;
	use N, dbl;
	other code;
	mow had regult.
	<pre>mov.b32 rval,result; ret;</pre>
	}
	 call (fooval), foo, (val0, val1); // return value in fooval 

#### 10.3. Performance-Tuning Directives

To provide a mechanism for low-level performance tuning, PTX supports the following directives, which pass information to the backend optimizing compiler.

- .maxnreg
- .maxntid
- .maxnctapersm (deprecated)
- .minnctapersm
- .pragma

The .maxnreg directive specifies the maximum number of registers to be allocated to a single thread; the .maxntid directive specifies the maximum number of threads in a thread block (CTA); and the .minnctapersm directive specifies a minimum number of thread blocks to be scheduled on a single multiprocessor (SM). These can be used, for example, to throttle the resource requirements (e.g. registers) to increase total thread count and provide a greater opportunity to hide memory latency. The .maxntid and .minnctapersm directives can be used together to trade-off registers–per-thread against multiprocessor utilization without needed to directly specify a maximum number of registers. This may achieve better performance when compiling PTX for multiple devices having different numbers of registers per SM.

Currently, the .maxnreg, .maxntid, and .minnctapersm directives may be applied per-entry and must appear between an .entry directive and its body. The directives take precedence over any module-level constraints passed to the optimizing backend. A warning message is generated if the directives' constraints are inconsistent or cannot be met for the specified target device.

A general .pragma directive is supported for passing information to the PTX backend. The directive passes a list of strings to the backend, and the strings have no semantics within the PTX virtual machine model. The interpretation of .pragma values is determined by the backend implementation and is beyond the scope of the PTX ISA. Note that .pragma directives may appear at module (file) scope, at entry-scope, or as statements within a kernel or device function body.

.maxnreg	Maximum number of registers that can be allocated per thread.	
Syntax	.maxnreg n	
Description	Declare the maximum number of registers per thread in a CTA.	
Semantics	The compiler guarantees that this limit will not be exceeded. The actual number of registers used may be less; for example, the backend may be able to compile to fewer registers, or the maximum number of registers may be further constrained by .maxntid and .maxctapersm.	
PTX ISA Notes	Introduced in PTX ISA version 1.3.	
Target ISA Notes	Supported on all target architectures.	
Examples	.entry foo .maxnreg 16 { } // max regs per thread = 16	

#### Table 134. Performance-Tuning Directives: .maxnreg

#### Table 135. Performance-Tuning Directives: .maxntid

.maxntid	Maximum number of threads in thread block (CTA).
Syntax	.maxntid nx .maxntid nx, ny .maxntid nx, ny, nz
Description	Declare the maximum number of threads in the thread block (CTA). This maximum is specified by giving the maximum extent of each dimention of the 1D, 2D, or 3D CTA. The maximum number of threads is the product of the maximum extent in each dimension.
Semantics	The maximum size of each CTA dimension is guaranteed not to be exceeded in any invocation of the kernel in which this directive appears. Exceeding any of these limits results in a runtime error or kernel launch failure.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	.entry foo .maxntid 256 { } // max threads = 256 .entry bar .maxntid 16,16,4 { } // max threads = 1024

Table 136.	Performance-Tuning Directives: .ma	xnctapersm
	(deprecated)	

.maxnctapersm	Maximum number of CTAs per SM.
Syntax	.maxnctapersm ncta
Description	Declare the number of CTAs from the kernel's grid to be mapped to a single multiprocessor (SM).
Notes	Optimizations based on .maxnctapersm generally need .maxntid to be specified as well. The optimizing backend compiler uses .maxntid and .maxnctapersm to compute an upper-bound on per-thread register usage so that the specified number of CTAs can be mapped to a single multiprocessor. However, if the number of registers used by the backend is sufficiently lower than this bound, additional CTAs may be mapped to a single multiprocessor. For this reason, .maxnctapersm has been renamed to .minnctapersm in PTX ISA version 2.0.
PTX ISA Notes	Introduced in PTX ISA version 1.3. Deprecated in PTX ISA version 2.0.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>.entry foo .maxntid 256 .minnctapersm 4 { }</pre>

#### Table 137. Performance-Tuning Directives: .minnctapersm

.minnctapersm	Minimum number of CTAs per SM.
Syntax	.minnctapersm ncta
Description	Declare the minimum number of CTAs from the kernel's grid to be mapped to a single multiprocessor (SM).
Notes	Optimizations based on .minnctapersm generally need .maxntid to be specified as well.
PTX ISA Notes	Introduced in PTX ISA version 2.0 as a replacement for .maxnctapersm.
Target ISA Notes	Supported on all target architectures.
Examples	.entry foo .maxntid 256 .minnctapersm 4 { }

.pragma	Pass directives to PTX backend compiler.
Syntax	.pragma list-of-strings;
Description	Pass module-scoped, entry-scoped, or statement-level directives to the PTX backend compiler. The .pragma directive may occur at module-scope, at entry-scope, or at statement-level.
Semantics	The interpretation of .pragma directive strings is implementation-specific and has no impact on PTX semantics. See Appendix A for descriptions of the pragma strings defined in ptxas.
PTX ISA Notes	Introduced in PTX ISA version 2.0.
Target ISA Notes	Supported on all target architectures.
Examples	.pragma "nounroll"; // disable unrolling in backend // disable unrolling for current kernel .entry foo .pragma "nounroll"; { }

#### Table 138. Performance-Tuning Directives: .pragma

#### 10.4. Debugging Directives

Dwarf-format debug information is passed through PTX files using the following directives:

- @@DWARF
- .section
- □ .file
- □ .loc

The .section directive is new in PTX ISA verison 2.0 and replaces the @@DWARF syntax. The @@DWARF syntax is deprecated as of PTX version 2.0 but is supported for legacy PTX version 1.x code.

#### Table 139. Debugging Directives: @@DWARF

@@DWARF	Dwarf-format information.
Syntax	@@DWARF dwarf-string
Notes	dwarf-string may have one of the         .byte       byte-list       // comma-separated hexadecimal byte values         .4byte       int32-list       // comma-separated hexadecimal integers in range [02 <sup>32</sup> -1]         .quad       int64-list       // comma-separated hexadecimal integers in range [02 <sup>64</sup> -1]         .4byte       label         .quad       label         The dwarf string is treated as a comment by the PTX parser.
PTX ISA Notes	Introduced in PTX ISA version 1.2. Deprecated as of PTX 2.0, replaced by <b>.section</b> directive.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>@@DWARF .section .debug_pubnames, "", @progbits @@DWARF .byte 0x2b, 0x00, 0x00, 0x00, 0x02, 0x00 @@DWARF .4byte .debug_info @@DWARF .4byte 0x000006b5, 0x00000364, 0x61395a5f, 0x5f736f63 @@DWARF .4byte 0x6e69616d, 0x63613031, 0x6150736f, 0x736d6172 @@DWARF .byte 0x00, 0x00, 0x00, 0x00, 0x00</pre>

.section	PTX section definition.
Syntax	<pre>.section section_name { dwarf-lines }</pre>
	<ul> <li>dwarf-lines have the following formats:</li> <li>.b8 byte-list // comma-separated list of integers in range [0255]</li> <li>.b32 int32-list // comma-separated list of integers in range [02<sup>32</sup>-1]</li> <li>.b64 int64-list // comma-separated list of integers in range [02<sup>64</sup>-1]</li> <li>.b32 label</li> <li>.b64 label</li> </ul>
PTX ISA Notes	Introduced in PTX ISA version 2.0, replaces @@DWARF syntax.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>.section .debug_pubnames {     .b8    0x2b, 0x00, 0x00, 0x00, 0x02, 0x00     .b32    .debug_info     .b32    0x000006b5, 0x00000364, 0x61395a5f, 0x5f736f63     .b32    0x6e69616d, 0x63613031, 0x6150736f, 0x736d6172     .b8    0x00, 0x00, 0x00, 0x00 }</pre>

#### Table 140. Debugging Directives: .section

#### Table 141. Debugging Directives: .file

.file	Source file information.
Syntax	.file filename
Description	
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	

#### Table 142. Debugging Directives: .loc

.loc	Source file location.	
Syntax	.loc line_number	
Description		
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples		

## 10.6. Linking Directives

- .extern
- .visible

#### Table 143. Linking Directives: .extern

.extern	External symbol declaration.	
Syntax	.extern identifier	
Description	Declares identifier to be defined externally.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	.extern .global .b32 foo; // foo is defined in another module	

#### Table 144. Linking Directives: .visible

.visible	Visible (externally) symbol declaration.	
Syntax	.visible identifier	
Description	Declares identifier to be externally visible.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	.visible .global .b32 foo; // foo will be externally visible	

## Chapter 11. Release Notes

This section describes the history of change in the PTX ISA and implementation. The first section describes ISA and implementation changes in the current release of PTX ISA 2.0, and the remaining sections provide a record of changes in previous releases.

The release history is as follows.

CUDA Release	PTX ISA Version
CUDA 1.0	PTX ISA 1.0
CUDA 1.1	PTX ISA 1.1
CUDA 2.0	PTX ISA 1.2
CUDA 2.1	PTX ISA 1.3
CUDA 2.2 CUDA 2.3	PTX ISA 1.4
driver r190	PTX ISA 1.5
CUDA 3.0 driver r195	PTX ISA 2.0

## 11.1. Changes in Version 2.0

#### 11.1.1. New Features

#### 11.1.1.1. Floating-Point Extensions

This section describes the floating-point changes in PTX 2.0 for sm\_20 targets. The goal is to achieve IEEE 754 compliance wherever possible, while maximizing backward compatibility with legacy PTX 1.x code and sm\_1x targets.

The changes from PTX ISA 1.x are as follows:

- Single-precision instructions support subnormal numbers by default for sm\_20 targets. The .ftz modifier may be used to enforce backward compatibility with sm\_1x.
- Single-precision add, sub, and mul now support .rm and .rp rounding modifiers for sm\_20 targets.
- A single-precision fused multiply-add (fma) instruction has been added, with support for IEEE 754 compliant rounding modifiers and support for subnormal numbers. The fma.f32 instruction also supports .ftz and .sat modifiers. fma.f32 requires sm\_20. The mad.f32 instruction has been extended with rounding modifiers so that it's synonymous with fma.f32 for sm\_20 targets. Both fma.f32 and mad.f32 require a rounding modifier for sm\_20 targets.
- The mad.f32 instruction *without rounding* is retained so that compilers can generate code for sm\_1x targets. When code compiled for sm\_1x is executed on sm\_20 devices, mad.f32 maps to fma.rn.f32.
- Single- and double-precision div, rcp, and sqrt with IEEE 754 compliant rounding have been added. These are indicated by the use of a rounding modifier and require sm\_20.
- Instructions testp and copysign have been added.

#### 11.1.1.2. New instructions

A "load uniform" instruction, Idu, has been added.

Surface instructions support additional .clamp modifiers, .clamp and .zero.

Instruction sust now supports formatted surface stores.

A "count leading zeros" instruction, clz, has been added.

A "find leading non-sign bit" instruction, bfind, has been added.

A "bit reversal" instruction, brev, has been added.

Bit field extract and insert instructions, bfe and bfi, have been added.

A "population count" instruction, popc, has been added.

A "vote ballot" instruction, vote.ballot.b32, has been added.

Instructions {atom,red}.add.f32 have been implemented.

Instructions {atom,red}.shared have been extended to handle 64-bit data types for sm\_20 targets.

A system-level membar instruction, membar.sys, has been added.

The bar instruction has been extended as follows:

- A bar.arrive instruction has been added.
- Instructions bar.red.popc.u32 and bar.red.{and,or}.pred have been added.
- bar now supports optional thread count and register operands.

Video instructions (includes prmt) have been added.

Instruction isspacep for querying whether a generic address falls within a specified state space window has been added.

Instruction **cvta** for converting global, local, and shared addresses to generic address and vice-versa has been added.

#### 11.1.1.3. Other new features

Instructions ld, ldu, st, prefetch, prefetchu, isspacep, cvta, atom, and red now support generic addressing.

New special registers %nsmid, %clock64, %lanemask\_{eq,le,lt,ge,gt} have been added.

Cache operations have been added to instructions ld, st, suld, and sust, e.g. for prefetching to specified level of memory hierarchy. Instructions prefetch and prefetchu have also been added.

The .maxnctapersm directive was deprecated and replaced with .minnctapersm to better match its behavior and usage.

A new directive, .section, has been added to replace the @@DWARF syntax for passing dwarf-format debugging information through PTX.

#### 11.1.2. Semantic Changes and Clarifications

The errata in cvt.ftz for PTX ISA versions 1.4 and earlier, where single-precision subnormal inputs and results were not flushed to zero if either source or destination type size was 64bits, has been fixed. In PTX version 1.5 and later, cvt.ftz (and cvt for .target sm\_1x, where .ftz is implied) instructions flush single-precision subnormal inputs and results to signpreserving zero for all combinations of floating-point instruction types. To maintain compatibility with legacy PTX code, if .version is 1.4 or earlier, single-precision subnormal inputs and results are flushed to sign-preserving zero only when neither source nor destination type size is 64-bits.

The number of samplers available in independent texturing mode was incorrectly listed as thirty-two in PTX ISA version 1.5; the correct number is sixteen.

#### 11.1.3. Unimplemented Features Remaining

 Instruction
 Unimplemented features

 bra, call
 Indirect branch and call via register are not implemented.

 suld.p
 Formatted surface load is unimplemented.

 sust.p.{u32,s32,f32}
 Formatted surface store with .u32, .s32, or .f32 type is unimplemented.

 atom, red
 {atom,red}.f32.{min,max} are not implemented.

 Application Binary
 The underlying, stack-based ABI is unimplemented.

 Support for variadic functions and alloca are unimplemented.

The following table summarizes unimplemented instruction features. See individual instruction descriptions for details.

# Appendix A. Descriptions of .pragma Strings

This section describes the .pragma strings defined by ptxas.

#### Table 145. Pragma Strings: "nounroll"

"nounroll"	Disable loop unrolling in optimizing backend compiler.		
Syntax	.pragma "nounroll";		
Description	The "nounroll" pragma is a directive to disable loop unrolling in the optimizing backend compiler. The "nounroll" pragma is allowed at module, entry-function, and statement levels, with the following meanings:		
	module scope	disables unrolling for all loops in module, including loops preceding the .pragma.	
	entry-function scope	disables unrolling for all loops in the entry function body.	
	statement-level pragma	disables unrolling of0 the loop for which the current block is the loop header.	
	must appear before any instr desired loop. The loop head the loop body and is the targ	e desired effect at statement level, the "nounroll" directive ruction statements in the loop header basic block for the ler block is defined as the block that dominates all blocks in et of the loop backedge. Statement-level "nounroll" of loop header blocks are silently ignored.	
PTX ISA Notes	Introduced in PTX ISA version 2.0.		
Target ISA Notes	Supported only for sm_20 targets. Ignored for sm_1x targets.		
Examples	<pre>.entry foo () .pragma "nounroll"; { }</pre>	// do not unroll any loop in this function	
	<pre>.func bar () { L1_head:pragma "nounrol @p bra L1_end; L1_body: L1_continue: bra L1_head; L1_end: }</pre>	l"; // do not unroll this loop	

PTX ISA Version 2.0

#### Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

#### Trademarks

NVIDIA, the NVIDIA logo, CUDA, and Tesla are trademarks or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

© 2010 NVIDIA Corporation. All rights reserved.

